نتایج جستجو برای: dibl

تعداد نتایج: 173  

Journal: :Microelectronics Journal 2010
Munawar Agnus Riyadi Ismail Saad Razali Ismail

The rapid scaling of integrated circuit requires further shrinkage of lateral device dimension, which correlates with pillar thickness in vertical structure. This paper investigates the effect of pillar thickness variation on vertical double gate MOSFET (VDGM) fabricated using oblique rotating ion implantation (ORI) method. For this purpose, several scenarios of silicon pillar thickness tsi wer...

2011
Deepesh Ranka Ashwani K. Rana Rakesh Kumar Yadav Devendra Giri K. Asano N. Lindert V. Subramanian M. Fujiwara T. Morooka N. Yasutake K. Ohuchi N. Aoki H. Tanimoto M. Kondo Ming-Wen Ma Chien-Hung Wu Tsung-Yu Yang Kuo-Hsing Kao Woei-Cherng Wu Shui-Jinn Wang Tien-Sheng Chao R. Tsuchiya K. Ohnishi M. Horiuchi S. Tsujikawa Y. Shimamoto N. Inada J. Yugami F. Ootsuka D. L. Kencke W. Chen H. Wang S. Mudanai Q. Ouyang A. Tasch S. K. Banerjee

As scaling down MOSFET devices degrade device performance in term of leakage current and short channel effects. To overcome the problem a newer device Silicon-on-Insulator (SOI) MOSFET has been introduced. The Fully Depleted (FD) SOI MOSFETs also suffer from short channel effects (SCE) in the sub 65 nm regime due to reduction in threshold voltage. Several investigations are going to reduce the ...

2010
VIJAYA KUMAR

Considerable challenges are encountered when bulk CMOS devices are scaled into the sub-100 nm regime for higher integrated circuit (IC) density and performance. Due to their excellent scalability and better immunity to short channel effects, double-gate (DG) MOSFETs are being easily assessed for CMOS applications beyond the 70 nm of the SIA roadmap. For channel lengths below 100 nm, DG MOSFETs ...

2008
Nihar R. Mohapatra Madhav P. Desai

The potential impact of high permittivity gate dielectrics on device short channel and circuit performance is studied over a wide range of dielectric permittivities ( gate) using two-dimensional (2-D) device and Monte Carlo simulations. The gate-to-channel capacitance and parasitic fringe capacitances are extracted using a highly accurate three-dimensional (3-D) capacitance extractor. It is obs...

Journal: :Microelectronics Journal 2008
Nayan Patel A. Ramesha Santanu Mahapatra

Though silicon tunnel field effect transistor (TFET) has attracted attention for sub-60mV/decade subthreshold swing and very small OFF current (IOFF), its practical application is questionable due to low ON current (ION) and complicated fabrication process steps. In this paper, a new n-type classical-MOSFET-alike tunnel FET architecture is proposed, which offers sub-60mV/decade subthreshold swi...

2016
Yuhua Xiong Xiaoqiang Chen Feng Wei Jun Du Hongbin Zhao Zhaoyun Tang Bo Tang Wenwu Wang Jiang Yan

Ultrathin Hf-Ti-O higher k gate dielectric films (~2.55 nm) have been prepared by atomic layer deposition. Their electrical properties and application in ETSOI (fully depleted extremely thin SOI) PMOSFETs were studied. It is found that at the Ti concentration of Ti/(Ti + Hf) ~9.4%, low equivalent gate oxide thickness (EOT) of ~0.69 nm and acceptable gate leakage current density of 0.61 A/cm2 @ ...

2011
Sarman K Hadia Rohit R. Patel Yogesh P. Kosta

In view of difficulties of the planar MOSFET technology to get the acceptable gate control over the channel FinFET technology based on multiple gate devices is better technology option for further shrinking the size of the planar MOSFET [1]. For double gate SOIMOSFET the gates control the channel created between source and drain terminal effectively. So the several short channel effects like DI...

Journal: :IEEE Access 2021

In this paper, the performance of GaAs and GaSb based sub-10 nm double-gate junctionless metal-oxide-semiconductor field-effect transistors (DG-JLMOSFETs) have been studied for high-performance switching applications. The quantum transmitting boundary method (QTBM) has considered electron transport, band structures are accounted sp3d5s* tight-binding modeling. channel thickness, t <sub xmlns:mm...

Journal: :Silicon 2021

Nanosheets are the revolutionary change to overcome limitations of FinFET. In this paper, temperature dependence 10 nm junctionless (JL) nanosheet FET performance on DC and analog/RF characteristics investigated for first time using extended source/drain with high-k gate stack. The detailed analysis like transfer (ID-VGS), output (ID-VDS), drain induced barrier lowering (DIBL), subthreshold swi...

ژورنال: :مهندسی برق دانشگاه تبریز 0
حامد نجفعلی زاده دانشگاه سمنان - دانشکده مهندسی برق و کامپیوتر علی اصغر اروجی دانشگاه سمنان - دانشکده مهندسی برق و کامپیوتر

در این مقاله ساختار جدیدی از ترانزیستور دوگیتی به نام ترانزیستور dm-dg ارائه شده است. در این ساختار با به کار بردن عایق hfo2 در مرز ناحیه کانال و درین و همین طور استفاده از سیلیسیم-ژرمانیوم در ناحیه سورس منجر به بهبود ساختار در مقایسه با ساختارهای متداول دوگیتی (c-dg) شده است. ناحیه عایق hfo2 به طور قابل توجهی میدان الکتریکی را در ناحیه کانال و درین کاهش می دهد؛ بنابراین فرآیندهای مخرب در ساختا...

نمودار تعداد نتایج جستجو در هر سال

با کلیک روی نمودار نتایج را به سال انتشار فیلتر کنید