Taguchi Approach and Response Surface Analysis for Design of a High-performance Single-walled Carbon Nanotube Bundle Interconnects in a Full Adder
Authors
Abstract:
In this study, it was attempted to design a high-performance single-walled carbon nanotube (SWCNT) bundle interconnects in a full adder. For this purpose, the circuit performance was investigated using simulation in HSPICE software and considering the technology of 32-nm. Next, the effects of geometric parameters including the diameter of a nanotube, distance between nanotubes in a bundle, and width and length of the bundle were analyzed on the performance of SWCNT bundle interconnects in a full adder using Taguchi approach (TA). The results of Taguchi sensitivity analysis (TSA) showed that the bundle length is the most effective parameter on the circuit performance (about 51% on the power dissipation and 47% on the propagation delay). Moreover, the distance between nanotubes greatly affects the response compared to other parameters. Also, response surface method (RSM) indicated that an increase in the length of interconnects (L) improves the output of power dissipation. As the width of interconnects (W) and diameter of CNTs (D) increase the power dissipation also increases. Decrease in the distance between CNTs in a bundle (d) leads to an increase in power dissipation. The highest value of power dissipation is achieved if the maximum values for the parameters of length and width of interconnects (L, W), and diameter of CNTs (D) and the minimum value of the distance between CNTs in a bundle (d) are considered. It is also revealed that an increase in the length of interconnects (L) increases the propagation delay. Eventually, the optimum parameters are reported and the performance of the optimized system is compared using different methods (TA and RSM). Results indicate that the difference between the performance of optimal design of SWCNT bundle interconnects in a full adder predicted by different methods is less than 6% which is acceptable according to engineering standards.
similar resources
A Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units
In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...
full textSingle Walled Carbon Nanotube Effects on Mixed Convection heat Transfer in an Enclosure: a LBM Approach
The effects of Single Walled Carbon Nanotube (SWCNT) on mixed convection in a cavity are investigated numerically. The problem is studied for different Richardson numbers (0.1-10), volume fractions of nanotubes (0-1%), and aspect ratio of the cavity (0.5-2.5) when the Grashof number is equal to 103. The volume fraction of added nanotubes to Water as base fluid are lowers than 1% to make dilute ...
full textStability analysis in multiwall carbon nanotube bundle interconnects
Based on the transmission line model (TLM), we present an exact and general transfer function formula, useful for both single multiwall carbon nanotube (MWCNT) and MWCNT bundle interconnects. Using the standard parameters for 22-nm technology node we perform the Nyquist stability analysis, to investigate the dependence of the degree of relative stability for both single and bundle interconnects...
full textSingle-walled carbon nanotube pillars: a superhydrophobic surface.
A series of SWNT arrays have been constructed by disproportionation of carbon monoxide on Co-Mo catalyst films deposited on flat Si wafer substrates. The arrays include a two-dimensional SWNT thin film prepared by spraying a SWNT suspension, as well as random SWNT networks, and vertically aligned SWNT. In addition, a novel SWNT array has been developed and termed SWNT "pillars". These pillars a...
full textHigh Speed Capacitor-Inverter Based Carbon Nanotube Full Adder
Carbon Nanotube filed-effect transistor (CNFET) is one of the promising alternatives to the MOS transistors. The geometry-dependent threshold voltage is one of the CNFET characteristics, which is used in the proposed Full Adder cell. In this paper, we present a high speed Full Adder cell using CNFETs based on majority-not (Minority) function. Presented design uses eight transistors and eight ca...
full textMy Resources
Journal title
volume 33 issue 8
pages 1598- 1607
publication date 2020-08-01
By following a journal you will be notified via email when a new issue of this journal is published.
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023