Static Simulation of CNTFET-based Digital Circuits
Authors
Abstract:
In this paper we implement a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model, resulting in good agreement, but obtaining a lighter ensuring compile and shorter execution time, which are the main characteristics to have an easy implementation in circuit simulators for CAD applications.
similar resources
Dynamic Simulation of CNTFET-Based Digital Circuits
In this paper we propose a simulation study to carry out dynamic analysis of CNTFET-based digital circuit, introducing in the semi-empirical compact model for CNTFETs, already proposed by us, both the quantum capacitance effects and the sub-threshold currents. To verify the validity of the obtained results, a comparison with Wong model was carried out. Our mode...
full textSimulation of Cntfet Digital Circuits: a Verilog-a Implementation
A Verilog-A compact model for Carbon NanoTube Field Effect Transistors (CNTFETs) has been implemented to study basic digital circuits. The model, based on the hypothesis of fully ballistic transport in a mesoscopic system between two non-reflective contacts, has been structured to allow an easy implementation in Verilog-A language and has been compared with experimental data, showing a good agr...
full textCNTFET based Logic Circuits: A Brief Review
In this paper at first a brief review of carbon nanotubes (CNTs) is given and then an extensive survey of CNTFET (carbon nanotube field effect transistor) based logic circuits are discussed with the most recently reported CNTFET logic circuits. Keywords— MOSFETs, technology scaling, CNTFETs, carbon nanotubes (CNT), chiriality.
full textParallel Logic Simulation of Digital Circuits Abstract Parallel Logic Simulation of Digital Circuits
Parallel Logic Simulation of Digital Circuits By Hong Kyu Kim Parallel discrete event simulation (PDES) is e cient in simulating a large digital circuit. In this dissertation, two techniques are proposed to improve the performance of PDES in logic simulation. One is a partitioning algorithm and the other is a hybrid parallel simulation protocol. Experiments were performed to demonstrate that th...
full textNeural Network Simulation of Digital Circuits
This paper discusses the process of behavioral conversion of digital circuits used for signal processing applications into its neural network counterpart. The neural network so devised represents simulated digital circuits without any deviation in its input–output characteristics. However, the design of such networks depends entirely on different parameters and thus the design process too. It i...
full textMy Resources
Journal title
volume 14 issue 2
pages 121- 131
publication date 2018-05-01
By following a journal you will be notified via email when a new issue of this journal is published.
Keywords
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023