Representation of the temperature nano-sensors via cylindrical gate-all-around Si-NW-FET
Authors
Abstract:
In this paper, the temperature dependence of some characteristics of cylindrical gate-all-around Si nanowire field effect transistor (GAA-Si-NWFET) is investigated to representing the temperature nano-sensor structures and improving their performance. Firstly, we calculate the temperature sensitivity of drain-source current versus the gate-source voltage of GAA-Si-NWFET to propose the temperature nano-sensor circuit. Then the solutions of increasing current temperature sensitivity are discussed by investigating the effects of the oxide thickness and the channel diameter on this parameter. Secondly, in this study, we demonstrate the temperature dependence of the transconductance (gm) and output resistance (ro) of the GAA-Si-NWFET. We have proposed the amplifier circuit as a temperature sensor based on the temperature dependence of these parameters. In addition, we have changed the channel diameter and the oxide thickness to increase the temperature sensitivity of gm and subsequently, temperature sensitivity of proposed sensor. Ultimately, the effects of channel diameter and oxide thickness on the temperature sensitivity of gm will be analytically investigated.
similar resources
representation of the temperature nano-sensors via cylindrical gate-all-around si-nw-fet
in this paper, the temperature dependence of some characteristics of cylindrical gate-all-around si nanowire field effect transistor (gaa-si-nwfet) is investigated to representing the temperature nano-sensor structures and improving their performance. firstly, we calculate the temperature sensitivity of drain-source current versus the gate-source voltage of gaa-si-nwfet to propose the temperatu...
full textDevelopment of all-around, SiO2/Al2O3 gate, suspended silicon nanowire chemical field effect transistors Si-nw-ChemFET
We present a sensor platform associated to silicon-nanowire chemical field effect transistors (Sinw-ChemFET). Innovations concern the use of networks of suspended silicon N+/P/N+ nanowires as conducting channel, the realization by thermal oxidation and Atomic-Layer Deposition (ALD) of a SiO2/Al2O3 gate insulator all-around the silicon nanowires, and their final integration into covered SU8-base...
full textAn extensive electrostatic analysis of dual material gate all around tunnel FET (DMGAA-TFET)
In the proposed work an analytical model of a p-channel dual material gate all around tunnel FET (DMGAA-TFET) is presented and its performance is compared with the conventional GAA-TFET. The electrostatic potential profile of the model is obtained using 2-D Laplace’s solution in the cylindrical coordinate system. A quantitative study of the drain current has been carried out using electric fiel...
full textInvestigation of Strain Profile Optimization in Gate-All-Around Suspended Silicon Nanowire FET
In this paper, we investigate the optimization of tensile strain caused by thermal oxidation in a doubly-clamped silicon nanowire FET to enhance the mobility of its carriers. Spacer technology combined with sacrificial oxidations was used to fabricate ≈ 100 nm wide nanowires. The temperature and the duration of sacrificial wet oxidation are the main parameters that determine the induced strain....
full textA Gate-All-Around Floating-Gate Memory Device with Triangular-Shaped Poly-Si Nanowire Channels
A novel gate-all-around (GAA) poly-Si nanowire (NW) floating gate (FG) memory device was fabricated and characterized. The enhanced electric field around the corners of the nanowire channels boosts the P/E process and thus the operation voltages are dramatically lowered. Furthermore, the non-localized trapping feature characteristic of the FG makes the injection or ejection of electrons easier ...
full textMy Resources
Journal title
volume 6 issue 4
pages 377- 383
publication date 2015-10-01
By following a journal you will be notified via email when a new issue of this journal is published.
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023