Reduction in Cache Memory Power Consumption based on Replacement Quantity

Authors: not saved
Abstract:

Today power consumption is considered to be one of the important issues. Therefore, its reduction plays a considerable role in developing systems. Previous studies have shown that approximately 50% of total power consumption is used in cache memories. There is a direct relationship between power consumption and replacement quantity made in cache. The less the number of replacements is, the less the power consumption is. In this paper, a mechanism was proposed a mechanism to reduce power consumption using full associative organization and layered replacement algorithm. In this scheme, all cache blocks were divided into three layers. Final layer used FIFO replacement algorithm and middle layer used random replacement algorithm. Also first layer used LRU replacement algorithm. Simulation results were shown using tools written by VB language that in the proposed plan the number of replacement was less than 8-way associative using LRU replacement algorithm.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

reduction in cache memory power consumption based on replacement quantity

today power consumption is considered to be one of the important issues. therefore, its reduction plays a considerable role in developing systems. previous studies have shown that approximately 50% of total power consumption is used in cache memories. there is a direct relationship between power consumption and replacement quantity made in cache. the less the number of replacements is, the less...

full text

Non-Volatile Memory Based Cache Replacement Policy

Currently, most computer systems consist of Dynamic RAM (DRAM) as main memory and Hard Disk Drives (HDDs) as storage devices. Due to DRAM’s volatile nature, it suffers from data loss in the event of power failure or system crash. With rapid development of new types of non-volatile memory, it becomes promising that one of these technologies will replace DRAM as main memory in the near future. Co...

full text

CMP L2 NUCA Cache Power Consumption Reduction Technique

We analyze how applications use banks in a large shared CMP L2 D-NUCA cache depending on their locality and we define a power consumption model. Then we develop a mechanism to dynamically turn on and off a bankcluster in order to reduce the energy consumption. 1. CMP Way Adaptable Our system is a large shared L2 D-NUCA cache in CMP environment (Figure 1). In this architecture each bank is acces...

full text

Design of Cache Memory Cell for Leakage Power Reduction

Abstract— This paper represents a successful comparison of 5T cell with 6T cell. Leakage power of conventional 6T cell at 0.18 μm technology has been calculated and is found to be 37.32 pW. Same technology has been implemented on the 5T cell , by which leakage power has been reduced by 37.59%.Various leakage reduction techniques such as Autobackgate Controlled Multi-threshold CMOS (ABC-MTCMOS),...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 2  issue 1

pages  49- 58

publication date 2011-02-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023