Reducing Hardware Complexity of Wallace Multiplier Using High Order Compressors Based on CNTFET

Authors

  • A. Bozorgmehr Nano technology and Quantum Computing Lab, Shahid Beheshti University, GC, Tehran, Iran
  • J. Javidan Faculty of Technical Engineering Department, University of Mohaghegh Ardabili, Ardabil, Iran
  • S. Sam Daliri Technical Engineering Department, University of Mohaghegh Ardabili, Ardabil, Iran
Abstract:

   Multiplier is one of the important components in many systems such as digital filters, digital processors and data encryption. Improving the speed and area of multipliers have impact on the performance of larger arithmetic circuits that are part of them. Wallace algorithm is one of the most famous architectures that uses a tree of half adders and full adders to increase the speed and reduce the area of multipliers. Compressors are adders which can be used to perform the partial product addition in Wallace tree. On the other hand, using new emerging technologies such as Carbon Nanotube Field Effect Transistors (CNTFET) leads to provide implementations faster and smaller circuits. This paper presents a new method to reduce the simplification of Wallace tree design using high order compressors based on carbon nanotube technology. These compressors use a high-speed full adder cell based on CNTFETs for low-voltage and high-frequency applications. The proposed method reduces the number of gates and transistors, critical path length and complexity of the Wallace tree hardware.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

reducing hardware complexity of wallace multiplier using high order compressors based on cntfet

multiplier is one of the important components in many systems such as digital filters, digital processors and data encryption. improving the speed and area of multipliers have impact on the performance of larger arithmetic circuits that are part of them. wallace algorithm is one of the most famous architectures that uses a tree of half adders and full adders to increase the speed and reduce the...

full text

Design of Wallace Tree Multiplier using Compressors

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the followinghigh speed, low power consumption, regularity of layout and hence less area or even combination of them ...

full text

Low-Complexity Wallace Multiplier Using Energy-Efficient Full Adder Based On Carbon Nanotube Technology

In high speed applications, multipliers and their associated circuits like accumulators, half adders, and full adders consume a significant portion. Therefore, it is necessary to increase their performance as well as size efficiency. In order to reduce the hardware complexity which ultimately reduces an area and power, energy efficient full adders plays crucial role in Wallace tree multiplier. ...

full text

Design and Performance Analysis of Wallace Tree Multiplier Using Different Compressors

This paper presents enhancement in the speed performance of Conventional Wallace tree multiplier by reducing the partial products. Wallace tree multiplier is fabricated using 90nm CMOS technology. In this particular work, we have used 3:2 compressor, 4:2 compressor, 5:2 compressor and carry propagate adder (CPA) to reduce the partial products of conventional Wallace tree multiplier and in compr...

full text

Designing a Novel Ternary Multiplier Using CNTFET

Today, multipliers are included as substantial keys of many systems with high efficiency such as FIR filters, microprocessors and processors of digital signals. The efficiency of the systems are mainly evaluated by their multipliers capability since multipliers are generally the slowest components of a system while occupying the most space. Multiple Valued Logic reduces the number of the requir...

full text

Design of Low Power Baugh Wooley Multiplier Using CNTFET

Multipliers are one of the most important components in microprocessors and DSP processors [9]. Baugh Wooley is one among them and it is an array multiplier. Array multipliers have a more regular layout and it presents high speed performance. The paper deals with the design of a Baugh Wooley multiplier using Carbon Nanotube Field Effect Transistor (CNTFET). A Verilog-A formulation of the Stanfo...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 13  issue 1

pages  59- 67

publication date 2017-02-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023