Low-Area/Low-Power CMOS Op-Amps Design Based on Total Optimality Index Using Reinforcement Learning Approach
Authors
Abstract:
This paper presents the application of reinforcement learning in automatic analog IC design. In this work, the Multi-Objective approach by Learning Automata is evaluated for accommodating required functionalities and performance specifications considering optimal minimizing of MOSFETs area and power consumption for two famous CMOS op-amps. The results show the ability of the proposed method to optimize aforementioned objectives, compared with three MO well-known algorithms (including Particle Swarm Optimization, Inclined Planes system Optimization, and Genetic Algorithm). So that for a two-stage CMOS op-amp, it is obtained 560.42 μW power and 72.825 〖μm〗^2 area, and power 214.15 μW and area 13.76 〖μm〗^2 for a single-ended folded-cascode op-amp. In addition to evaluating the Pareto-fronts obtained based on Overall Non-dominated Vector Generation and Spacing criteria, in terms of Total Optimality Index, MOLA for both cases has been able to have the best performance between the applied methods, and other researches with values of -25.683 and -34.16 dB, respectively.
similar resources
Design of Low Voltage Low Power CMOS OP-AMP
Operational amplifiers are an integral part of many analog and mixed signal systems. As the demand for mixed mode integrated circuits increases, the design of analog circuits such as operational amplifiers in CMOS technology becomes more critical. This paper presents a two stage CMOS operational amplifier, which operates at ±1.8V power supply using TSMC 0.18um CMOS technology. The OP-AMP design...
full textDesigning 1-V Op Amps Using Standard Digital CMOS Technology
This paper addresses the difficulty of designing 1-V capable analog circuits in standard digital complementary metal–oxide–semiconductor (CMOS) technology. Design techniques for facilitating 1-V operation are discussed and 1-V analog building block circuits are presented. Most of these circuits use the bulk-driving technique to circumvent the metal– oxide–semiconductor field-effect transistor t...
full textCMOS Technology and Current-feedback Op-Amps
The implementation of currentfeedback op-amps (CFB op-amps) relies on the use of a semiconductor process with complementary device structures for class AB operation of the input and output stages. Thus, CMOS technology is an obvious candidate. However, commercial CFB opamps are all realized in bipolar processes. In this paper we identify some of the problems related to the application of CMOS t...
full textDesign and Performance analysis of Low power CMOS Op-Amp
This paper proposes a low power CMOS operational amplifier which operates at 1.8 V power supply. The unique behavior of the MOS transistors in sub-threshold region not only allows a designer to work at low input bias current but also at low voltage. While operating the device at weak inversion results low power dissipation but dynamic range is degraded. Designing of two-stage Op-Amp is a multi-...
full textLow-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
full textMy Resources
Journal title
volume 6 issue 2
pages 193- 208
publication date 2018-11-01
By following a journal you will be notified via email when a new issue of this journal is published.
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023