Fast Mux-based Adder with Low Delay and Low PDP

Authors

  • Gh. Ardeshir Dept. of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran
  • H. Tavakolaee Dept. of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran.
  • Y. Baleghi Dept. of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran.
Abstract:

Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into several sub-blocks and the circuit of each sub-block is designed based on multiplexers and NOR gates to calculate the output carry or input carry of the next sub-block. This method reduces critical path delay (CPD) and therefore increases the speed of the adder. Simulation and synthesis of the proposed adder is done for cases of 8, 16, 32, and 64 bits and the results are compared with those of other fast adders. Synthesis results show that the proposed 16 and 32-bit adders have the lowest computation delay and also the best power delay product (PDP) among all recent popular adders.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

A Literature Survey on Low PDP Adder Circuits

In this paper, the various low power full adder circuits with high speed operation have been analyzed. The adder is the basic building blocks of arithmetic circuits, so a small amount of power or delay reduction leads to greatest power saving or better performance of the circuit. Various design techniques are available for low power high speed full adders. All the adders are simulated using tan...

full text

High Speed, Low Power, Area Efficient Mux-Add and Bec Based Implementation of Carry Select Adder

Adder being the basic hardware block of any arithmetic operation, the major constraint in the field of signal processors, data processors to perform any operations are highly dependent on the adder performance of the circuit. The gate level implementation of the carry select adder (CSLA) and modified carry select adder has significantly reduced the area and power consumption which replaced the ...

full text

Low Power Delay Product 10T Adder Circuit

In this paper, the various low power delay product full adder circuits have been analyzed. The adder is the fundamental blocks of any arithmetic circuit, so even a small reduction power or delay leads to improved performance of the circuit with optimal power saving. A 10T adder technique is the famous low power delay product full adder circuits with minimum transistor count. A new 10T technique...

full text

Low Power Adder based ANN

This paper presents an overview of datapath realizations of the Hardware neural network models which perform massive parallel operations for best results and real time applications. Digital implemented neural models processing element – adder with low power consumption is proposed for real-time multimedia applications. Proposed adder is illustrated in the 2-3-1 tree layer artificial neural netw...

full text

new cnfet- based full adder cells for low- power and low- voltage applications

scaling challenges and limitations of conventional silicon transistors have led the designers to apply novel nano-technologies. one of the most promising and possible nano-technologies is cnt (carbon nanotube) based transistors. cnfet have emerged as the more practicable and promising alternative device compared to the other nanotechnologies.  this technology has higher efficiency compared to t...

full text

Design of a Low Power and High Speed Comparator using MUX based Full Adder Cell for Mobile Communications

Corresponding Author: G. Ramana Murthy Lecturer, Multimedia University, Faculty of Engineering and Technology, Melaka, Malaysia Email: [email protected] Abstract: This paper presents an implementation of comparator (1-bit) circuit using a MUX-6T based adder cell. MUX-6T full adder cell is designed with a combination of multiplexing control input and Boolean identities. The proposed compa...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 7  issue 3

pages  385- 392

publication date 2019-07-01

By following a journal you will be notified via email when a new issue of this journal is published.

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023