A Microprocessor-Based Hybrid Duplex Fault-Tolerant System
Authors
Abstract:
Reliability is one of the fundamental considerations in the design of industrial control equipment. The microprocessor-based Hybrid Duplex fault-tolerant System (HDS) proposed in this paper has high reliability to meet this demand although its hardware structure is simple. The hardware configuration of HDS and the fault tolerance of this system are described. The switching control strategies in HDS are studied in detail. The disputes between two modules are avoided. The reliability estimation methods are also given.
similar resources
Hybrid Log-based Fault Tolerant Scheme for Mobile Computing System
Many new characteristics are introduced in the mobile computing system, such as mobility, disconnections, finite power source, vulnerable to physical damage, lack of stable storage. Since the related log-based rollback recovery fault tolerant schemes may still lead to dramatic performance loss in failure-free or inconsistent recovery caused by the fault, a hybrid log-based fault tolerant scheme...
full textConjoined Processor: A Fault Tolerant High Performance Microprocessor
Reliability has become a serious concern as systems embrace nanometer technologies. Current reliability enhancement techniques cause slowdown in processor operation. In this work, we propose a novel approach that organizes redundancy in a special way to provide high degree of fault tolerance. Our approach improves performance by reliably adapting the system clock frequency during run time, base...
full textA Hybrid Fault Tolerant Approach for AES
In this paper, a lightweight hybrid fault tolerant approach for AES, which is based on the integration of the algorithm based fault tolerant (ABFT) technique and the fault tolerant technique for s-box byte substitution operation is proposed. Two versions of scheme are presented to satisfy different application requirements. The first general version scheme can detect single error for the whole ...
full textHybrid-system approach to fault-tolerant quantum communication
Ashley M. Stephens,1,* Jingjing Huang,2,3 Kae Nemoto,1 and William J. Munro1,2 1National Institute for Informatics, 2-1-2 Hitotsubashi, Chiyoda-ku, Tokyo 101-8430, Japan 2NTT Basic Research Laboratories, 3-1 Morinosato-Wakamiya, Atsugi, Kanagawa 243-0198, Japan 3California Institute of Technology, Pasadena, California 91225, USA (Received 8 August 2012; revised manuscript received 3 April 2013;...
full textA New Design of Fault Tolerant Comparator
In this paper we have presented a new design of fault tolerant comparator with a fault free hot spare. The aim of this design is to achieve a low overhead of time and area in fault tolerant comparators. We have used hot standby technique to normal operation of the system without interrupting and dynamic recovery method in fault detection and correction. The circuit is divided to smaller modules...
full textFault tolerant DSP microprocessor for Σ∆-modulated signals
As process technology has progressed to nanometric scale transistors gate length, faults regarding effects due to electromagnetic interference, free ions and particles have increased. Efforts to reduce this susceptibility were made in many works, as critical systems can have their functions severely affected. This work presents the use of digital sigma-delta modulation to cope with fault occurr...
full textMy Resources
Journal title
volume 4 issue 1
pages 37- 44
publication date 1991-05-01
By following a journal you will be notified via email when a new issue of this journal is published.
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023