CAPLET: Field-solver Accurate Real-time Capacitance Extraction Toolkit using Instantiable Basis Functions
ثبت نشده
چکیده
Traditional capacitance extraction for VLSI interconnects usually adopts 2D scanning and table look-up methods for fast extraction at acceptable accuracy. However, for certain full-3D structures, such as partially overlapping wires and comb capacitors, 2D scanning methods fail to generate accurate results (within 5% errors). Therefore, using 3D field solvers becomes necessary despite the much slower performance. Some accelerated capacitance extraction field solvers have been proposed in the past decades, e.g., FASTCAP and pre-corrected FFT , whose accelerations are effective only for large, semi-global structures of hundreds of wires. More importantly, and have demonstrated that the two acceleration methods Authors: Y.-C. Hsiao, T. El-Moselhy, S. GrivetTalocia, L. Daniel Sponsorship: SRC/FCRP IFC, SRC/FCRP GRC, Mentor Graphics, AMD, Freescale Category: Circuits & Systems Tags: luca daniel, yu-chung hsiao Print This Page Download as PDF
منابع مشابه
CAPLET: Field-solver Accurate Real-time Capacitance Extraction Toolkit using Instantiable Basis Functions
Traditional capacitance extraction for VLSI interconnects usually adopts 2D scanning and table look-up methods for fast extraction at acceptable accuracy. However, for certain full-3D structures, such as partially overlapping wires and comb capacitors, 2D scanning methods fail to generate accurate results (within 5% errors). Therefore, using 3D field solvers becomes necessary despite the much s...
متن کاملAccurate capacitance and RC extraction software tool for pixel, sensor, and precision analog designs
This paper presents a new CAD tool – F3D – for accurate 3D capacitance and distributed RC model extraction for image sensor designs. F3D overcomes limitations of existing parasitic extraction tools and field solvers, and enables a predictive accurate capacitance extraction and distributed RC model generation, automated identification of all relevant capacitive coupling components, including lon...
متن کاملSecond-Order Polynomial Expressions for On-Chip Interconnect Capacitance
Simple closed-form expressions for efficiently calculating on-chip interconnect capacitances are presented. The formulas are expressed with second-order polynomial functions which do not include exponential functions. The runtime of the proposed formulas is about 2–10 times faster than those of existing formulas. The root mean square (RMS) errors of the proposed formulas are within 1.5%, 1.3%, ...
متن کاملExtraction of Parasitic Circuit Elements in a Pebb for Application in the Virtual Test Bed
A numerical procedure for extracting parasitic circuit elements using a quasi-static field solver, as part of the Virtual Test Bed (VTB), is discussed. The parasitic inductance and capacitance values obtained from the model are compared to measured values from a low-inductance Power Electronic Building Block (PEBB) module, designed and constructed at Harris Semiconductor.
متن کاملA Novel Dimension Reduction Technique for 3d Capacitance Extraction of Vlsi Interconnects
abstract In this paper, a new method named Dimension Reduction Technique (DRT) is presented for capacitance extraction of 3D multilayer and multiconductor interconnects. In this technique, a complex 3D problem is decomposed to a series of simpler 2D problems. Therefore, it results in dramatical savings in computing time and memory usage. Compared to FASTCAP, a eld solver based on BEM with multi...
متن کامل