Fast and Efficient Implementation of Trigger-Wave Propagation on VLSI Cellular Processor Arrays
نویسنده
چکیده
In this paper circuit implementations of cellular processor arrays intended for image processing applications are discussed. It is demonstrated that a departure form the standard CNN model can lead to a significant improvement when processing binary (black/white) images. An asynchronous cellular logic array circuit is presented, which is capable of simulating trigger-waves in an excitable medium. The circuit is implemented using CMOS dynamic logic circuits, and exhibits high speed and low power consumption. Simulation results are
منابع مشابه
Fast Cellular Automata Implementation on Graphic Processor Unit (GPU) for Salt and Pepper Noise Removal
Noise removal operation is commonly applied as pre-processing step before subsequent image processing tasks due to the occurrence of noise during acquisition or transmission process. A common problem in imaging systems by using CMOS or CCD sensors is appearance of the salt and pepper noise. This paper presents Cellular Automata (CA) framework for noise removal of distorted image by the salt an...
متن کاملکاربرد روش معادله سهموی در تحلیل مسائل انتشار امواج داخل ساختمان
With the rapid growth of indoor wireless communication systems, the need to accurately model radio wave propagation inside the building environments has increased. Many site-specific methods have been proposed for modeling indoor radio channels. Among these methods, the ray tracing algorithm and the finite-difference time domain (FDTD) method are the most popular ones. The ray tracing approach ...
متن کاملAsynchronous cellular logic network as a co-processor for a general-purpose massively parallel array
This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24×60 cells has been fabricated in a...
متن کاملPipelined Parallel FFT Architecture
ABSTARCT: In this paper, an optimized efficient VLSI architecture of a pipeline Fast Fourier transform (FFT) processor capable of producing the reverse output order sequence is presented. Paper presents Radix-2 multipath delay architecture for FFT calculation. The implementation of FFT in hardware is very critical because for calculation of FFT number of butterfly operations i.e. number of mult...
متن کاملModified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کامل