Efficient Pixel Architecture of CMOS Image Sensor using CMOS 180 nm technology

نویسنده

  • Rajesh Mehra
چکیده

This paper describes CMOS Active Pixel Sensor (APS) that has huge demand in imaging systems. The pixel architecture consists of number of NMOS transistors and reverse biased p-n junction diode act as photo sensing element designed in 0.18um CMOS technology. The (64 H X64 V ) pixel array have presented and described. The sensor design contains 5T pixel architecture to investigate the effects by measuring its parameters. The Image Sensor presented in this paper achieves better well capacity, voltage swing and conversion gain. The measured results of sensor have pixel bucket with capacity of (28089 e ), voltage swing of (1.2V) and conversion gain of (79.1uV/e ). By measuring these parameters, the presented pixel architecture can be optimized for several applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

New Method for Analysis of image sensor to produce and evaluate the image

In this paper, a new method for evaluating CMOS image sensors based on computer modeling and analysis is introduced. Image sensors are composed of different parts, each of which has a specific effect on image quality. Circuits of image sensors can be evaluated and analyzed using circuit simulators or theoretically, but these methods cannot help to produce the final image. In order to produce th...

متن کامل

Monolithic Integration of Electronics and Sub-wavelength Metal Optics in Deep Submicron CMOS Technology

The structures that can be implemented and the materials that are used in complementary metal-oxide semiconductor (CMOS) integrated circuit (IC) technology are optimized for electronic performance. However, they are also suitable for manipulating and detecting optical signals. In this paper, we show that while CMOS scaling trends are motivated by improved electronic performance, they are also c...

متن کامل

Pixel Design and Evaluation in CMOS Image Sensor Technology

A chip designed in a 0.18 μm CMOS Image Sensor Technology (CIS) is presented which incorporates different pixel design alternatives for Active Pixel Sensor (APS). CIS technology improves characteristics such as sensitivity, dark current and noise, that are strongly layout dependent. This chip includes a set of pixel architectures where different parameters have been modified: layout of active d...

متن کامل

Optimized Design of Column Level ADC for CMOS Imager using 180 nm Technology

An integrating type ADC is the most commonly used column level ADC for its simple architecture and small surface area. 12-bit Dual slope ADC is developed which has less complexity in design. This architecture has basic advantage that it eliminates the dependence of the conversion on the linearity and accuracy of the slope. The main block of this circuit is opamp. Two stage opamp is developed wh...

متن کامل

A 96 x 64 Intelligent digital pixel array with extended binary stochastic arithmetic

A chip architecture that integrates an optical sensor and a pixel level processing element based on binary stochastic arithmetic is proposed. The optical sensor is formed by an array of fully connected pixels, and each pixel contains a sensing element and a Pulse Frequency Modulator (PFM) converting the incident light to bit streams of identical pulses. The processing element is based on binary...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016