Settling time optimization technique for binary-weighted digital-to-analog converter

نویسندگان

  • Hyojong Kim
  • Donghwan Seo
  • Byung-geun Lee
چکیده

Settling behavior of the binary-weighted switched-capacitor digital-to-analog converter output is analyzed and a design method for fast settling is presented. A calibration circuit that effectively reduces settling time beyond the process limit is also proposed and verified with various simulations.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation

A 6-bit, 7 mW, 700 MS/s subranging ADC using Capacitive DAC (CDAC) and gate-weighted interpolation fabricated in 90 nm CMOS technology is demonstrated. CDACs are used as a reference selection circuit instead of resistive DACs (RDAC) for reducing settling time and power dissipation. A gate-weighted interpolation scheme is also incorporated to the comparators, to reduce the circuit components, po...

متن کامل

A 12-bit 50M samples/s digitally self-calibrated pipelined ADC

This thesis describes the different aspects of the design and implementation of a I2-bit 50M samplesjs pipelined non-binary radix 1.9 analog-to-digital converter. The converter architecture is made up of 14 stages with an interstage gain of 1.9 (non-binary radix). Each stage is made of one fully differential sample-and-hold amplifier (SHA), a I-bit sub-ADC (basically one comparator) and a I-bit...

متن کامل

A 93 . 36 dB , 161 MHz CMOS Operational Transconductance Amplifier ( OTA ) for a 16 Bit Pipeline Analog - to - Digital Converter ( ADC )

Received Jun 12, 2011 Revised Aug 20, 2011 Accepted Feb 26, 2012 A gain modified CMOS Operational Transconductance Amplifier (OTA) for a 16 bit pipeline Analog-to-Digital Converter (ADC) is presented. The circuit is designed to be used for a high resolution and low sampling rate ADC. Gain boosting technique is implemented in the design to achieve high DC gain and settling time as required. Post...

متن کامل

Design of Current steering DAC using 250nm CMOS Technology

To build a digital to analog converter, that only receives digital signal that can only receives digital signal and produces only analog signal. A converter in which digital input signals are changed to essentially proportional analog signals. Abbreviated DAC a device for converting information in the forms of combination of discrete(usually binary) states or signal to information in the form o...

متن کامل

Modelling and Simulation of a SAR ADC with Internally Generated Conversion Signal

This paper presents the modeling and simulation of a 833.33 kS/s, 51.279μW successive approximation register(SAR) Analog to Digital Converter(ADC) using 0.18μm CMOS technology that uses internally generated signal for approximation for low power applications. The ADC is powered by single supply voltage of 1V. In our scheme, comparator output time and bit settling time of the Digital to Analog C...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 11  شماره 

صفحات  -

تاریخ انتشار 2014