Classification and Test Generation for Path-Delay Faults Using Single Stuck-Fault Tests
نویسندگان
چکیده
We classify all path-delay faults of a combinational circuit into three categories: singly-testable (ST), multiply-testable (MT), and singly-testable dependent (ST-dependent). The classification uses any unaltered single stuck-at fault test generation tool. Only two runs of this tool on a model network derived from the original network are performed. As a by-product of this process, we generate single and multiple input change delay tests for all testable faults. With these tests, we expect that most defective circuits are identified. All ST faults are guaranteed detection in the case of a single fault, and some may be guaranteed detection through robust and validatable nonrobust tests even in the case of multiple faults. An ST-dependent fault can affect the circuit speed only if certain ST faults are present. Thus, if all ST faults are tested, the ST-dependent faults need not be tested. MT faults cannot be guaranteed detection, but affect the speed only if delay faults simultaneously exist on a set of paths, none of which is ST. Examples and results on several ISCAS ’89 benchmarks are presented. The method of classification through test generation using a model network is complex and can be applied to circuits of moderate size. For larger circuits, alternative methods will have to be explored in the future.
منابع مشابه
A Method of Test Generation for Path Delay Faults Using Stuck-at Fault Test Generation Algorithms
In this paper, we propose a test generation method for non-robust path delay faults using stuck-at fault test generation algorithms. In our method, we first transform an original combinational circuit into a circuit called a partial leaf-dag using path-leaf transformation. Then we generate test patterns using a stuck-at fault test generation algorithm for stuck-at faults in the partial leaf-dag...
متن کاملOn test coverage of path delay faults
We propose a coverage metric and a two-pass test generation method for path delay faults in combinational logic circuits. The coverage is measured for each line with a rising and a falling transition. However, the test criterion is diflerent from that of the slow-to-rise and slow-to-fall transition faults. The test, called “line delay test”, is a path delay test for the longest sensitizable pat...
متن کاملOn Test Coverage of Path Delay Faults - VLSI Design, 1996. Proceedings., Ninth International Conference on
W e propose a coverage metric and a two-pass test generation method f o r path delay faults in combinational logic circuits. The coverage is measured f o r each line with a rising and a falling transition. However, the test criterion is different f r o m that of the slow-to-rise and slow-to-fall transition faults. The test, called “line delay test”, as a path delay test for the longest sensitiz...
متن کاملThe Coupling Model for Function and Delay Faults
We propose a high-level fault model, the coupling fault (CF) model, that aims to cover both functional and timing faults in an integrated way. The basic properties of CFs and the corresponding tests are analyzed, focusing on their relationship with other fault models and their test requirements. A test generation program COTEGE for CFs is presented. Experiments with COTEGE are described which s...
متن کاملA BIST TPG Approach for Interconnect Testing With the IEEE 1149.1 STD
On Compact Test Sets for Multiple Stuck-At Faults for Large Circuits p. 20 Identification of Feedback Bridging Faults with Oscillation p. 25 Delay Fault and Memory Test Defining SRAM Resistive Defects and Their Simulation Stimuli p. 33 Vector-Based Functional Fault Models for Delay Faults p. 41 Easily Path Delay Fault Testable Non-Restoring Cellular Array Dividers p. 47 March Tests for Word-Ori...
متن کامل