An Area Efficient Wide Range On-Chip Delay Measurement Architecture
نویسندگان
چکیده
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملDesign Supplementary Controller Based on Stabilizing Effect of Delay for Damping Inter Area Oscillations in a Power System
The delay associated with signal transmission through the wide-area measurement system reduces the functionality of the power oscillation damping control system. One of the important issues is the poor operation of the supplementary controller against delay existence, which limits the efficiency of damping of ancillary equipment, such as SVCs in a power system. This paper as a solution proposes...
متن کاملDelay-Scheduled Controllers for Inter-Area Oscillations Considering Time Delays
Unlike the existing views that was introduced the existence of delay caused by the transmission of wide area measurement system data (WAMS) into the controllers input of the power oscilation damping (POD) by communication networks as a reason for poor performance of the POD controllers. This paper shows that the presence of time delay in the feedback loop may improve the performance of a POD co...
متن کاملDesign of Signature Registers Using Scan Flip-flops for On-chip Delay Measurement
This paper presents a delay measurement techniques using signature analysis, and a scan design for the proposed delay measurement technique to detect small-delay defects. The proposed measurement technique measures the delay of the explicitly sensitized paths with the resolution of the on-chip variable clock generator. The proposed scan design realizes complete on-chip delay measurement in shor...
متن کاملCongestion estimation of router input ports in Network-on-Chip for efficient virtual allocation
Effective and congestion-aware routing is vital to the performance of network-on-chip. The efficient routing algorithm undoubtedly relies on the considered selection strategy. If the routing function returns a number of more than one permissible output ports, a selection function is exploited to choose the best output port to reduce packets latency. In this paper, we introduce a new selection s...
متن کامل