Nanoscale CMOS - Proceedings of the IEEE

نویسندگان

  • HON-SUM PHILIP WONG
  • JEFFREY J. WELSER
چکیده

This paper examines the apparent limits, possible extensions, and applications of CMOS technology in the nanometer regime. Starting from device scaling theory and current industry projections, we analyze the achievable performance and possible limits of CMOS technology from the point of view of device physics, device technology, and power consumption. Various possible extensions to the basic logic and memory devices are reviewed, with emphasis on novel devices that are structurally distinct from conventional bulk CMOS logic and memory devices. Possible applications of nanoscale CMOS are examined, with a view to better defining the likely capabilities of future microelectronic systems. This analysis covers both data processing applications and nondata processing applications such as RF and imaging. Finally, we speculate on the future of CMOS for the coming 15–20 years.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Guest Editors Introduction: Security of Beyond CMOS Devices: Issues and Opportunities

Aggressive scaling of CMOS in the quest of smaller and faster transistors has brought us into the sub 10-nm technology era with the end of CMOS roadmap in sight. Number of alternative nanoscale devices – both silicon and non-silicon – with interesting switching characteristics have come onto the horizon. They promise to replace CMOS as computing and/or information carrier devices. Effective com...

متن کامل

Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double - Proceedings of the IEEE

In linear IC's fabricated in a low-voltage CMOS technology, the reduction of the dynamic range due to the dc offset and low,frequency noise of the ampli$ers becomes increasingly significant. Also, the achievable aniplijier gain is often quite low in such a technology, since cascoding may not be a practical circuit option due to the resulting reduction of the output signal swing. In this paper, ...

متن کامل

Design of Optimized Quantum-dot Cellular Automata RS Flip Flops

   Complementary metal-oxide semiconductor (CMOS) technology has been the industry standard to implement Very Large Scale Integrated (VLSI) devices for the last two decades. Due to the consequences of miniaturization of such devices (i.e. increasing switching speeds, increasing complexity and decreasing power consumption), it is essential to replace them with a new technology. Quantum-dot c...

متن کامل

Vertically integrated, three-dimensional nanowire complementary metal-oxide-semiconductor circuits.

Three-dimensional (3D), multi-transistor-layer, integrated circuits represent an important technological pursuit promising advantages in integration density, operation speed, and power consumption compared with 2D circuits. We report fully functional, 3D integrated complementary metal-oxide-semiconductor (CMOS) circuits based on separate interconnected layers of high-mobility n-type indium arse...

متن کامل

A 2.5V 10b 120 Msample/s CMOS pipelined ADC with high SFDR - Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002

A 10b multibit-per-stage pipelined ADC incorporating merged-capacitor switching (MCS) technique achieves better than 53 dB SNDR at 120 MSample/s and 54 dB SNDR and 68 dB SFDR for input frequencies up to Nyquist at 100 MSample/s. The measured DNL and INL are f0.40 LSB and f0.48 LSB, respectively. The ADC fabricated in a 0.25 pm CMOS occupies 3.6 mm2 active die area and consumes 208 mW under a 2....

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999