A Static Partitioning Tool for Circuit Simulation
نویسنده
چکیده
This report sumarizes the main ideas and the strategy followed in the development of a static partitioning tool for a circuit simulator. This pre-processor tool will be used in an implementation of the circuit simulator CINNAMON on a multiprocessor machine.
منابع مشابه
Multi Objective Inclined Planes System Optimization Algorithm for VLSI Circuit Partitioning
In this paper multi objective optimization problem for partitioning process of VLSI circuit optimization is solved using IPO algorithm. The methodology used in this paper is based upon the dynamic of sliding motion along a frictionless inclined plane. In this work, modules and elements of the circuit are divided into two smaller parts (components) in order to minimize the cutsize and area imbal...
متن کاملTIMING AWARE PARTITIONING FOR MULTI-FPGA BASED LOGIC SIMULATION USING TOP-DOWN SELECTIVE FLATTENING A Thesis by SUBRAMANIAN POOTHAMKURISSI SWAMINATHAN
Timing Aware Partitioning for Multi-FPGA Based Logic Simulation Using Top-down Selective Flattening. (August 2012) Subramanian Poothamkurissi Swaminathan, B.Tech., National Institute of Technology, Trichy, India Chair of Advisory Committee: Dr. Sunil P. Khatri In order to accelerate logic simulation, it is highly beneficial to simulate the circuit design on FPGA hardware. However, limited hardw...
متن کاملA parallel algorithm for fault simulation based on PROOFS
Fault simulation for sequential circuits numbers among the highly compute-intensive tasks in the integrated circuit design process. In the quest for rapid design turn-around, parallelization has been proposed to speed fault simulation. In this paper, we introduce ProperPROOFS, a parallel extension of the PROOFS fault simulation package. ProperPROOFS exploits parallelism based on fault partition...
متن کاملCombining Simulation and Formal Verification for Integrated Circuit Design Validation
The correct design of complex hardware continues to challenge engineers. Bugs in a design that are not uncovered in early design stage can be extremely expensive. Simulation is a predominantly used tool to validate a design in industry. Formal verification overcomes the weakness of exhaustive simulation by applying mathematical methodologies to validate a design. The work described here focuses...
متن کاملStatic Simulation of CNTFET-based Digital Circuits
In this paper we implement a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model, resulting in good agreement, but obtaining a lighter ensuring compile and shorter execution time, which are the main character...
متن کامل