A Cmos Capacitor-less Low Drop-out Voltage Regulator

نویسنده

  • Vincent Lixiang Bu
چکیده

A 3-5V 50mA CMOS low Drop-out (LDO) linear regulator with a single compensation capacitor of 1pF is presented. The circuit realization is well-studied and developed with respect to the loop-gain response, the transient response, the output noise, the output accuracy, as well as the standby power consumption. The proposed LDO regulator is implemented in the AMI 0.6um CMOS process, the active layout area is 541 x 320 μm. The experimental results show that the maximum output load current is 50mA and the regulated output voltage is 2.8V. The regulator provides a full load transient response less than 5mV overshoots and undershoots. Moreover, it provides a power supply reject rate better than -65dB and an output noise of 0.02 uV/sqrt Hz at 100 kHz.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Improved Transient Response Capacitor-less Low Drop-out (LDO) Regulator using Current Mode Transconductance Amplifier and Slew Rate Enhancement Technique

This paper presents a capacitor-less low drop-out (LDO) regulator with current mode transconductance amplifier & slew-rate enhancement circuit. The proposed current mode transconductance amplifier as error amplifier improves the slew rate & slewrate enhancement circuit further senses the transient voltage at the output of the LDO to increase the bias current of the error amplifier for a short d...

متن کامل

A 1.21V, 100mA, 0.1µF-10µF output capacitor low drop-out voltage regulator for SoC applications

A 1.21V output, 100mA, 0.1μF-10μF output capacitor, ESR-independent, low voltage, low drop-out voltage regulator for portable power applications is designed and fabricated in a 0.5μm CMOS process with an area of 0.22 mm. The use of a wide-range output capacitor LDO enables reduced target system PCB size and Bill of Materials (BOM). A 0.05%/V line regulation, 0.001%/mA load regulation with 220mV...

متن کامل

GURUPRASAD AND KUMARA SHAMA: AREA EFFICIENT, LOW QUIESCENT CURRENT AND LOW DROPOUT VOLTAGE REGULATOR USING 180nm CMOS TECHNOLOGY DOI: 10.21917/ijme.2016.0050

This paper illustrates the design and implementation of a Low Drop out voltage regulator which consumes low power and occupies less area. The regulator uses single stage error amplifier hence area consuming compensation capacitor is avoided. It needs only 16μA quiescent current making it suitable for low power applications. The proposed regulator has been designed in 180nm CMOS technology and p...

متن کامل

An on-chip Low Drop-Out Voltage Regulator with 150mA Driving Capability

Transient response; Power supply rejection. Abstract—To realize DC voltage conversion from 3.3V to 1.8V for SoC application, a fully on-chip Low Drop-Out (LDO) voltage regulator with 150mA driving capability is presented. Implemented in 0.18μm CMOS technology, the proposed LDO voltage regulator utilizes paralleled input differential pairs and current amplifiers to provide fast transient respons...

متن کامل

Capacitor-less Low Dropout Voltage Regulator

The study of power management techniques has increased drastically within the last few years corresponding to the vast increase in the use of portable, handheld battery applications. These power management systems typically contain several LDO voltage regulators that require large external capacitors. The large external capacitors can not be fully integrated in standard CMOS technologies and hi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007