Digital Frequency Synthesizer
نویسندگان
چکیده
This paper presents a novel algorithm and architecture for digital frequency synthesis DFS . It is based on a simple difference equation. Simulation results show that the proposed DFS algorithm is preferable to the conventional phase-locked-loop frequency synthesizer and the direct digital frequency synthesizer in terms of the spurious-free dynamic range SFDR and the peak-signalto-noise ratio PSNR . Specifically, the results of SFDR and PSNR are more than 186.91 dBc and 127.74 dB, respectively. Moreover, an efficient DFS architecture for VLSI implementation is also proposed, which has the advantage of saving hardware cost and power consumption.
منابع مشابه
Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA
This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...
متن کاملDigital Frequency Synthesizer/Modulator for Continuous-Phase Modulations with Slow Frequency Hopping
This paper gives a description of a modulator for burst-by-burst carrier frequency hopping in time-division multiple-access (TDMA) systems. The architecture consists of a digital frequency synthesizer/modulator for continuousphase modulations (CPM’s) and a fast frequency settling RF synthesizer consisting of one phase-locked loop (PLL). The performance of the digital frequency synthesizer/CPM m...
متن کاملAn All-Digital Σ∆-Frequency Discriminator of Arbitrary Order
In this paper, we propose an all-digital frequency synthesizer architecture, based on an all-digital Σ∆-frequency discriminator. The new all-digital synthesizer is compared to previously published work. The architecture of the Σ∆frequency discriminator is verified using behavioral simulation.
متن کاملDigital Fractional Frequency Synthesizer Based on Counters
This paper describes the architecture of a new pure digital frequency synthesizer based on pulse generators, counters and a register. The technique described here is much simpler than other methods. The synthesizer presented is suitable for the design of VLSI architectures or for programmable large-scale integration circuits.
متن کاملDigital High Order Multiplier-free Delta Sigma Modulator for Multistandard Fractional-N Frequency Synthesizer
This paper proposes a new stable design strategy for 1bit high order digital ∆Σ modulator for multistandard fractionalN frequency synthesizer. The proposed digital ∆Σ modulator presents simplicity, low power consumption and controls a dualmodulus divider instead of multi-modulus one as in existing ∆Σ fractional-N frequency synthesizer. Simulation results illustrate the ∆Σ modulator good perform...
متن کاملControlled-Precision Pure-Digital Square-Wave Frequency Synthesizer
In this paper, a new pure-digital frequency synthesizer Fout=(X/Y)•Fin for square-waves with controlled precision is described. Given that Fin is the input reference frequency provided by a stable crystal oscillator, Fout is the synthesized frequency; X and Y are two co-prime integer numbers. The purpose is to demonstrate that with exclusively simple digital techniques, a frequency synthesizer ...
متن کامل