Control Performance-Aware System Level Design
نویسندگان
چکیده
Control applications are more and more an integral part of modern embedded systems. As a result, considering the quality of control applications as a design objective while respecting design constraints like stability becomes mandatory. The work at hand proposes a fullyautomatic toolflow at the Electronic System Level (ESL) that enables the optimization of a system implementation with quality of control being introduced as a principal design objective. The existing gap between mathematically well-defined models used for system synthesis and exploration on the one side, and common techniques for the analysis of control quality on the other, is bridged by employing a virtual prototype of the system implementation. A case-study gives evidence of the applicability and efficiency of the proposed methodology.
منابع مشابه
Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملFunctional Programming Enabling Flexible Hardware Design at Low Levels of Abstraction
Continuous down-scaling of sizes in VLSI circuits causes low-level electrical phenomena to become more and more prominent performance stoppers in modern chip technologies. This forces designers to work at a lower level of abstraction than desired in order to gain control over these effects. The most dominating contributors to low-level performance problems are the routing wires, which are used ...
متن کاملPD Controller Design with H¥ Performance for Linear Systems with Input Delay
This paper presents H∞ control problem for input-delayed systems. A neutral system approach is considered to the design of PD controller for input delay systems in presence of uncertain time-invariant delay. Using this approach, the resulting closed-loop system turns into a specific time-delay system of neutral type. The significant specification of this neutral system is that its delayed coeff...
متن کاملPower-Aware Architecture Synthesis and Optimization for Mission-Critical Embedded Systems
A power-aware system architecture must provide all the necessary mechanisms to enable its application to manage power most effectively. Designers must explore system-level architectures without hardwiring high-level policies in low-level mechanisms. Unfortunately, without tool and methodology support, today’s designers are unable to explore enough design points to make an effective power-aware ...
متن کامل