Test vector encoding using partial LFSR reseeding

نویسندگان

  • C. V. Krishna
  • Abhijit Jas
  • Nur A. Touba
چکیده

A new form of LFSR reseedingg that provides higher encodingg efficiency andd hence greater reductionn inn test dataa storage requirements is described. Previous forms of LFSR reseedingg have beenn static (i.e., test generationn is stoppedd andd the seedd is loadedd at one time) andd have requiredd full reseedingg (i.e., n=r bits are usedd for ann r-bit LFSR). The new form of LFSR reseedingg proposedd here is dynamic (i.e., the seedd is incrementally modifiedd while test generationn proceeds) andd allows partial reseedingg (i.e. n<r bits cann be used). Full static forms of LFSR reseedingg are shownn too be aa special case of the new partial dynamic form of LFSR reseeding. Inn additionn too providingg better encodingg efficiency, partial dynamic LFSR reseedingg has aa simpler hardware implementationn thann previous schemes basedd onn multiple-polynomial LFSRs, andd cann generate eachh test vector inn fewer clock cycles. Experimental results demonstrate the advantages of the new partial dynamic LFSR reseedingg approach.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Test Pattern Generation Using Lfsr with Reseeding Scheme for Bist Designs

TEST PATTERN GENERATION USING LFSR WITH RESEEDING SCHEME FOR BIST DESIGNS Leeba Varghese, Suranya G Electronics and Communication Department/ MG University MG University/ Ilahia College of Engineering and Technology Ilahia College of Engineering and Technology Mulavoor P.O, Muvattupuzha Pin: 686673 Kerala India ____________________________________________________________________________________...

متن کامل

Effective LFSR Reseeding Technique for Achieving Reduced Test Pattern

Aim of this study is to focus on reducing test pattern with effective Linear Feedback Shift Register (LFSR) reseeding. Test data volume of modern devices for testing increases rapidly corresponding to the size and complexity of the Systems-on-Chip (SoC). LFSR is a good pseudorandom pattern generator, which generates all possible test vectors with the help of the tap sequence. It can achieve hig...

متن کامل

Reseeding methodology for low power based on LFSR

Power dissipation during test is a significant problem as the size and complexity of systems-onchip (SOCs) continue to grow. During scan shifting, more transitions occur in the flip-flops compared to what occurs during normal functional operation. This problem is further pseudorandom filling of the unassigned input values is employed. Excessive power dissipation during test can increase manufac...

متن کامل

Reducing Test Dat Volume Using LFSR Reseeding with Seed Compression

A new lossless test vector compressionn scheme is presentedd whichh combines linear feedback shift register (LFSR) reseedingg andd statistical codingg inn aa powerful way. Test vectors cann be encodedd as LFSR seeds by solvingg aa system of linear equations. The solutionn space of the linear equations cann be quite large. The proposedd methodd takes advantage of this large solutionn space too f...

متن کامل

A New Reseeding Technique for LFSR-Based Test Pattern Generation

In this paper we present a new reseeding technique for LFSR-based test pattern generation suitable for circuits with random-pattern resistant faults. Our technique eliminates the need of a ROM for storing the seeds since the LFSR jumps from a state to the required state (seed) by inverting the logic value of some of the bits of its next state. An eflcient algorithm for selecting reseeding point...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001