Test preparation for high coverage of physical defects in CMOS digital ICs
نویسندگان
چکیده
In this paper, a novel methodology for test preparation of digital ICs, aiming at high defect coverage and affordable computational eeort, is proposed. A method is presented to heuristically generate a list of pseudo realistic (PSE) faults, at gate level, such that test quality is improved when PSE faults are used in test generation , in addition to normal stuck-at testing. Test quality assessment is performed in the bottom-up phase, using layout data and extracted realistic faults. Experiments are performed using two new tools, tabloid and iceTgen. Simulation examples using ISCAS benchmarks demonstrate that PSE faults can be rewardingly used especially for I DDQ test generation, leading to very low escape rates.
منابع مشابه
Probabilistic-based Defect/Fault Characterisation of Complex Gates from Standard Cell Library
The need for development of new approaches for defect/fault analysis of VLSI circuit is growing and becomes even more important as we move further into the sub-micron devices. Yield loss in ICs fabrication and testing of the manufactured ICs now are major bottlenecks in the production of qualitative VLSI circuits. For instance, it is predicted that the test costs for the emerging deep submicron...
متن کاملTest Pattern Generation for Realistic Bridge Faults in CMOS ICs
abstract Two approaches have been used to balance the cost of generating eeective tests for ICs and the need to increase the ICs' quality level. The rst approach favors using high-level fault models to reduce test generation costs at the expense of test quality, and the second approach favors the use of low-level, technology-speciic fault models to increase defect coverage but lead to unaccepta...
متن کاملHierarchical Defect-Oriented Fault Simulation for Digital Circuits
A new fault model is developed for estimation of the coverage of physical defects in digital circuits for given test sets. Based on this model, a new hierarchical defect oriented fault simulation method is proposed. At the higher level simulation we use the functional fault model, at the lower level we use the defect/fault relationships in the form of defect coverage table and the conditional d...
متن کاملOscillation and Sequential Behavior Caused by Interconnect Opens in Digital CMOS Circuits
Shorts and opens are the most common types of defects in today’s CMOS ICs. In this paper we show for the first time that an open in the interconnect wiring of a digital CMOS circuit can cause oscillation or sequential behavior. We also analyze and compare the factors affecting the probabilities for an interconnect open and a feedback bridging fault to oscillate or display sequential behavior.
متن کاملEvolutionary QCA Fault-Tolerant Reversible Full Adder
Today, the use of CMOS technology for the manufacture of electronic ICs has faced many limitations. Many alternatives to CMOS technology are offered and made every day. Quantum-dot cellular automata (QCA) is one of the most widely used. QCA gates and circuits have many advantages including small size, low power consumption and high speed. On the other hand, using special digital gates called re...
متن کامل