Time and Energy Tradeoffs for Caches in High Frequency Microprocessors
نویسندگان
چکیده
This paper investigates the cache sizes and configurations that can be supported by a high frequency processor of the next generation. Based on the SIA roadmap prediction that a 0.1u processor of the next generation will run at 3.5GHz, we model caches of that technology using the CACTI tool. Access times as well as energy consumption are modeled for caches in the 8k-4M range, for various associativities. Impact of having multiple ports as well as that of varying block sizes is also studied.
منابع مشابه
High Performance Cache Architectures to Support Dynamic Superscalar Microprocessors
Simple cache structures are not sufficient to provide the memory bandwidth needed by a dynamic superscalar computer, so more sophisticated memory hierarchies such as non-blocking and pipelined caches are required. To provide direction for the designers of modern high performance microprocessors, we investigate the performance tradeoffs of the combinations of cache size, blocking and non-blockin...
متن کاملComparing Multiported Cache Schemes
The performance of the data memory hierarchy is extremely important in current and near future high performance superscalar microprocessors. To address the memory gap, computer designers implement caches to reduce the high memory latencies that are observed in the processor. Due to the ever increasing instruction window sizes and issue widths in new microprocessor designs, designers will need t...
متن کاملEvaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors
Chip multiprocessors (CMPs) have become an interesting micro-architectural style for high-end systems as well as low-power systems. While power-performance tradeoffs differ in these systems, a high power consumption can lead to devastating power densities in the former and a reduced operating time in the latter owing to limited battery capacity. In this paper, we focus on the energy wasted in t...
متن کاملEfficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems
In the context of portable embedded systems, reducing energy is one of the prime objectives. Memories are responsible for a significant percentage of a system’s aggregate energy consumption. Consequently, novel memories as well as novel memory hierarchies are being designed to reduce the energy consumption. Caches and scratchpads are two contrasting variants of memory architectures. The former ...
متن کاملReliability Tradeoffs in Design of Cache Memories
Cache memory is a fundamental component of all modern microprocessors. Caches provide for efficient read/write access to memory, and their reliability is essential to assure dependable computing. Errors that occur in the cache can corrupt data values or result in invalid state, and can easily propagate throughout the system to cause data integrity issues. One of the main threats to cache reliab...
متن کامل