SCAN/BIST Techniques for Decreasing Test Storage and their implications to Test Pattern Generation
نویسندگان
چکیده
Test pattern storage is an important problem aaect-ing all Design for Testability (DfT) techniques based on scan-path. Built-In Self Test (BIST) methodologies are used in conjunction to scan-path techniques for reducing the amount of test patterns that must be stored. This paper analyzes two SCAN/BIST approaches and identiies conditions which guarantee that such techniques require shorter test sequences in relation to a simple scan method. Such conditions concern the ability of sequential test pattern generators (TPGs) to con-catenate test sequences, but, unfortunately, standard sequential TPGs do not show suucient capabilities in this task. Thus, the paper presents an innovative con-catenation strategy for test sequences based on implicit techniques. Preliminary results and a case-study show that the use of the presented SCAN/BIST approaches, with the proposed test generation strategy, generates a test methodology that sensibly reduce the amount of test patterns which must be stored.
منابع مشابه
A mixed mode BIST scheme based on reseeding of folding counters
In this paper a new scheme for deterministic and mixed mode scan-based BIST is presented. It relies on a new type of test pattern generator which resembles a programmable Johnson counter and is called folding counter. Both the theoretical background and practical algorithms are presented to characterize a set of deterministic test cubes by a reasonably small number of seeds for a folding counte...
متن کاملTwo-dimensional test data compression for scan-based deterministic BIST
In this paper a novel architecture for scan-based mixed mode BIST is presented. To reduce the storage requirements for the deterministic patterns it relies on a two-dimensional compression scheme, which combines the advantages of known vertical and horizontal compression techniques. To reduce both the number of patterns to be stored and the number of bits to be stored for each pattern, determin...
متن کاملDeterministic BIST Based on a Reconfigurable Interconnection Network
AbstructWe present a new approach for deterministic BIST in which a reconfigurable interconnection network (RIN) is placed between the outputs of a pseudo-random pattern generator and the scan inputs of the circuit under test (CUT). The RIN, which consists only of multiplexer switches, replaces the phase shifter that is typically used in pseudo-random BIST to reduce correlation between the test...
متن کاملSwitching Activity Reduction Using Scan Shift Operation
This paper presents BIST TPG (built in self test) for low power dissipation and high fault coverage a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST) that can reduce switching activity in circuits under test (CUTs) during BIST and also achieve very high fault coverage with reasonable lengths of test sequences. The proposed BIST TPG subside transitions...
متن کاملAutomated Synthesis of Configurable Two-dimensional Linear Feedback Shifter Registers for Random/Embedded Test Patterns
Abstract A new approach to optimize a configurable twodimensional (2-D) linear feedback shift registers (LFSR) for both embedded and random test pattern generation in built-in self-test (BIST) is proposed. This configurable 2-D LFSR based test pattern generator generates: 1) a deterministic sequence of test patterns for random-pattern-resistant faults, and then 2) random patterns for random-pat...
متن کامل