Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-lm CMOS process
نویسندگان
چکیده
A novel design of high-voltage-tolerant stimulus driver for epileptic seizure suppression with low power design and adaptive loading consideration is proposed in this work. The proposed design can deliver the required stimulus current within a specific range of loading impedance. Besides, this design in 0.18-lm low-voltage CMOS process can be operated with high supply voltage (VCC) of 5–10 V without using the high-voltage transistors, and the process steps of high-voltage transistors can be reduced. The proposed design can be further integrated for an electronic epilepsy prosthetic system-on-chip.
منابع مشابه
Stimulus driver for epilepsy seizure suppression with adaptive loading impedance.
A stimulus driver circuit for a micro-stimulator used in an implantable device is presented in this paper. For epileptic seizure control, the target of the driver was to output 30 µA stimulus currents when the electrode impedance varied between 20 and 200 kΩ. The driver, which consisted of the output stage, control block and adaptor, was integrated in a single chip. The averaged power consumpti...
متن کاملDesign of Electrical Stimulator with High-Voltage-Tolerant Stimulus Driver in a 0.18μm Low-Voltage CMOS Process
This paper presents an electrical stimulator with four high-voltage-tolerant output channels for cochlear implant in a 0.18μm low-voltage CMOS process. As the maximum stimulation voltage can be as high as 7 V, this stimulator only needs one single supply voltage of 1.8 V. To implement this stimulator in a low-voltage CMOS process, the dynamic bias technique and stacked MOS configuration are use...
متن کاملCircuit and System Design in Implantable Closed-Loop Neuro-Prosthetic Systems for Epilepsy
In this talk, an 8-channel closed-loop neural-prosthetic SoC is presented for real-time intracranial EEG (iEEG) acquisition, epileptic seizure detection, and adaptive feedback stimulation control. The SoC is composed of 8 energy-efficient analog front-end amplifiers (AFEAs), a 10b delta-modulated SAR ADC (DMSAR ADC), a configurable bio-signal processor (BSP), and an adaptive high-voltage-tolera...
متن کاملDesign and Analysis of New Level Shifter With Gate Driver for Li-Ion Battery Charger in 180nm CMOS Technology
In this work, the design and analysis of new Level Shifter with Gate Driver for Li-Ion battery charger is proposed for high speed and low area in 180nm CMOS technology. The new proposed level shifter is used to raise the voltage level and significantly reduces transfer delay 1.3ns (transfer delay of conventional level shifter) to 0.15ns with the same input signal. Also, the level shifter with g...
متن کامل2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65-nm CMOS process
With the consideration of low standby leakage in nanoscale CMOS processes, a new 2×VDD-tolerant ESD clamp circuit was presented in this paper. The new ESD clamp circuit had a high-voltage-tolerant ESD detection circuit to improve the turn-on efficiency of the silicon-controlled-rectifier-based (SCRbased) ESD device. This design had been successfully verified in a 65-nm CMOS process. The leakage...
متن کامل