Novel Transient Fault Hardened Static Latch
نویسندگان
چکیده
In this paper we analyze the effects of transient faults (TFs) affecting the internal nodes of conventional latch structures and we propose a new latch design which allows to tolerate such faults. In particular, we show that standard latches using back-to-back inverters for their positive feedback are very susceptible to glitches on their internal nodes. We propose a new latch that is hardened with respect to transient faults on the internal nodes and that provides lower power-delay product than classical implementations and alternate hardened solutions, while featuring a comparable or lower area overhead.
منابع مشابه
A novel radiation hardened by design latch ∗
Due to aggressive technology scaling, radiation-induced soft errors have become a serious reliability concern in VLSI chip design. This paper presents a novel radiation hardened by design latch with high single-eventupset (SEU) immunity. The proposed latch can effectively mitigate SEU by internal dual interlocked scheme. The propagation delay, power dissipation and power delay product of the pr...
متن کاملMinimalist Fault Masking, Detection and Recovery Techniques for Mitigating Single Event Effects in Spaceborne Microcontrollers
This paper presents a design approach for implementing fault-tolerant embedded computing nodes in spacecraft using non-hardened, commodity microcontrollers. The approach uses faulttolerance to address high rate transient errors and occasional latch ups that are expected of such devices in the space radiation environment. A key constraint is to minimize the amount of external logic needed to sup...
متن کاملLow Power Dissipation SEU-hardened CMOS Latch
This paper reports three design improvements for CMOS latches hardened against single event upset (SEU) based on three memory cells appeared in recent years. The improvement drastically reduces static power dissipation, reduces the number of transistors required in the VLSI, especially when they are used in the Gate Array. The original cells and the new improved latches are compared. It is show...
متن کاملLow-Power Soft Error Hardened Latch
This paper presents a low-power soft error-hardened latch suitable for reliable circuit operation. The proposed circuit uses redundant feedback loop to protect latch against soft error on the internal nodes, and transmission gate and Schmitt-trigger circuit to filter out transient resulting from particle hit on combinational logic. The proposed circuit has low power consumption with negative se...
متن کاملCircuit and layout combination technique to enhance multiple nodes upset tolerance in latches
In this paper, we propose a novel hardened latch to mitigate the SEU. The combination of the circuit structure and layout placement is adopted to enhance the multiple nodes upset tolerance. This latch consists of a normal D latch and a typical DICE latch. Different from the TMR latch, this latch can mitigate the charge collection on two transistors. HSPICE simulation results present that there ...
متن کامل