How an "Evolving" Fault Model Improves the Behavioral Test Generation
نویسندگان
چکیده
By considering test costs at behavioral level, test problems can be pointed out during the first phases of the design flow. Thus, in case either some testability problems are identified or the size (and hence the cost) of the test set results to be too high, the designer or the high level synthesis tool can modify the circuit to reduce such testability problems. The main problem is the correspondence between the behavioral and RT or gate level fault models. To overcome such limitation, the paper presents a design flow based on the behavioral fault model modification (“evolution”) depending on the actual RTL implementation.
منابع مشابه
Implicit test generation for behavioral VHDL models
This paper proposes a behavioral-level test pattern generation algorithm for behavioral VHDL descriptions. The proposed approach is based on the comparison between the implicit description of the fault-free behavior and the faulty behavior, obtained through a new behav-ioral fault model. The paper will experimentally show that the test patterns generated at the behavioral level provide a very h...
متن کاملClustering of behavioral phases in FSMs and its appli- cations to VLSI test
This paper presents a new level of description between behavioral and state descriptions of a finite-state machine (FSM). The description is termed behavioral phase clustering description. New concepts of behavioral phase and clustering of behavioral phases in an FSM are introduced. The new description simplifies functional analysis, verification and test of FSM designs. If an FSM is described ...
متن کاملAutomatic Test Generation For Digital Circuits
Current VLSI manufacturing processes suffer from larger defective parts ratio, partly due to numerous emerging defect types. While traditional fault models, such as the stuck at and transition delay fault models are still widely used, they have been shown to be inadequate to handle these new defects. The main aim is to develop a complete behavioral fault simulation and automatic test pattern ge...
متن کاملHigh-level and hierarchical test sequence generation
Test generation at the gate-level produces high-quality tests but is computationally expensive in the case of large systems. Recently, several research efforts have investigated the possibility of devising test generation methods and tools to work on high-level descriptions. The goal of these methods is to provide the designers with testability information and test sequences in the early design...
متن کاملFault-Tolerant Control of a Nonlinear Process with Input Constraints
A Fault-Tolerant Control (FTC) methodology has been presented for nonlinear processes being imposed by control input constraints. The proposed methodology uses a combination of Feedback Linearization and Model Predictive Control (FLMPC) schemes. The resulting constraints in the transformed process will be dependent on the actual evolving states, making their incorporation in the de...
متن کامل