TRANSACTIONS ON VLSI SYSTEMS 1 Low Power CMOS with Sub - Volt Supply
نویسنده
چکیده
| In this work we present generic low power techniques for minimizing the energy-delay product for CMOS digital circuits. These techniques, which optimize and use multiple or variable power supply and threshold voltages and transistor sizing, are presented according to their application to diierent classes of circuits along the space and time dimensions.
منابع مشابه
A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, comparator, and supporting electronics are described. Supply boosting provides wide input common mode range and sub-1 Volt operation for the ci...
متن کاملA Low Power Cmos Voltage Mode Using Sram Cells
In this paper we propose a novel design of a low power static random access memory (SRAM) cell for high-speed operations. The model adopts the voltage mode method for reducing the voltage swing during the write operation switching activity. Dynamic power dissipation increases when the operating frequency of the SRAM cell increases. In the proposed design we use two voltage sources connected wit...
متن کاملA Novel Sub-1 Volt Bandgap Reference with all CMOS
This paper deals with the design of novel sub-1-V bandgap reference circuit using only MOS transistors in 0.18 μm CMOS technology, for a supply voltage of 1.8V. The circuit produces a voltage reference of 466.5 mV at 27C with a temperature coefficient of 28.4 ppm/C in the range of -20 to +120C. The power supply rejection of circuit is -30 dB at 8 KHz and this rejection further increase to -50 d...
متن کاملDesign of Low-Voltage Operational Amplifier (700mV)
Now-a-days there are many digital and analog circuits that are implemented by CMOS VLSI technology. Currently CMOS VLSI is progressing at fast rate and dominating most of the market. The low voltage VLSI circuits represent the electronic of the future. All electronics products are striving to reduce power consumption, to create more economical and efficient devices. For deep sub-micron CMOS tec...
متن کاملVLSI Implementation of a 4 x 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic
An adiabatic logic is a technique to design low power digital VLSI’s. This paper describes the design and VLSI implementation of a multiplier using a two phase drive adiabatic dynamic CMOS logic (2PADCL) circuit. Circuit operation and performance have been evaluated using a 4×4-bit 2PADCL multiplier fabricated in a 1.2 μm CMOS process. The experimental results show that the multiplier was opera...
متن کامل