Generation, Validation and Analysis of SPEC CPU2006 Simulation Points Based on Branch, Memory and TLB Characteristics
نویسندگان
چکیده
The SPEC CPU2006 suite, released in Aug 2006 is the current industry-standard, CPUintensive benchmark suite, created from a collection of popular modern workloads. But, these workloads take machine weeks to months of time when fed to cycle accurate simulators and have widely varying behavior even over large scales of time [1]. It is to be noted that we do not see simulation based papers using SPEC CPU2006 even after 1.5 years of its release. A well known technique to solve this problem is the use of simulation points [2]. We have generated the simulation points for SPEC CPU2006 and made it available at [3]. We also report the accuracies of these simulation points based on the CPI, branch misspredictions, cache & TLB miss ratios by comparing with the full runs for a subset of the benchmarks. It is to be noted that the simulation points were only used for cache, branch and CPI studies until now and this is the first attempt towards validating them for TLB studies. They have also been found to be equally representative in depicting the TLB characteristics. Using the generated simulation points, we provide an analysis of the behavior of the workloads in the suite for different branch predictor & cache configurations and report the optimally performing configurations. The simulations for the different TLB configurations revealed that usage of large page sizes significantly reduce the translation misses and aid in improving the overall CPI of the modern workloads.
منابع مشابه
Cache Sharing Sensitivity of SPEC CPU2006 Benchmarks
This report presents results of the experiments assessing the sensitivity of SPEC CPU2006 benchmarks to several types of cache and memory bus sharing induced by artificial workloads on an Intel Core 2 based Xeon processor.
متن کاملPerformance Characterization of SPEC CPU Benchmarks on Intel's Core Microarchitecture based processor
The newly released CPU2006 benchmarks are long and have large data access footprint. In this paper we study the behavior of CPU2006 benchmarks on the newly released Intel's Woodcrest processor based on the Core microarchitecture. CPU2000 benchmarks, the predecessors of CPU2006 benchmarks, are also characterized to see if they both stress the system in the same way. Specifically, we compare the ...
متن کاملA Branch-directed Data Cache Prefetching Technique for Inorder Processors
A Branch-directed Data Cache Prefetching Technique for Inorder Processors. (December 2011) Reena Panda, B.Tech, NIT Rourkela, India Co-Chairs of Advisory Committee: Dr. Paul V. Gratz Dr. Jiang Hu The increasing gap between processor and main memory speeds has become a serious bottleneck towards further improvement in system performance. Data prefetching techniques have been proposed to hide the...
متن کاملImproving TLB performance
In modern computers, TLB can be in the critical path of a memory access. Good TLB performance is essential to good overall performance of a machine 5]. The objective of our project is to improve the TLB performance. In our project, we propose two approaches to improve TLB performance. One approach is to use TLB prefetching, and the other is to have an additional level TLB (so we have a multi-le...
متن کاملProject Proposal Reducing the SPEC 2006 Benchmark Suite for Simulation - Based Computer Architecture Research
Present day computer architects use advanced microarchitecture simulators to test the performance of processor designs. The simulator workloads are generally benchmarks, which are representative of specific types of real world applications. As microarchitecture implementations increase in complexity and the simulation workloads are required to represent complicated applications, the simulation ...
متن کامل