On segmented channel routability

نویسندگان

  • William N. N. Hung
  • Xiaoyu Song
  • Alan J. Coppola
  • Andrew A. Kennings
چکیده

We address the problem of checking the routability of segmented channels using satisfiability. The segmented channel routing problem arises in the context of row-based field programmable gate array (FPGAs). Our approach transforms the routing task into a single large Boolean equation such that any assignment of input variables that satisfies the equation specifies a valid routing. It considers all nets simultaneously and the absence of a satisfying assignment implies that the channel is unroutable. Empirical results show that the method is time-efficient and applicable to large problem instances.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing for FPGAs

In segmented channel routing of row-based FPGAs, the routability and interconnection delays depend on the choice of the upper bounds on the number of programmable switches used in routing net segments in the channel. Traditionally, the upper bounds for the net segments in the same channel are set uniformly. In this paper, we present algorithms for determining the upper bounds for all net segmen...

متن کامل

Channel Segmentation Design for Symmentrical FPGAs

| The channel segmentation design problem for symmetrical FPGAs is the problem of designing segmented tracks in the interconnection channels to provide good net routability and delay performance at the same time. In this paper, we show how to decompose the problem into the segmentation design problems of the vertical and horizontal channels by a statistical analysis of the net distribution on a...

متن کامل

Switch-Box and Connection-Box for Segmented Interconnection in Hierarchical FPGA

This paper presents a new switch-box (SB) and connection-box (CB) design combination for segmented interconnection, which is the bottom level interconnection in our hierarchical FPGA. SB & CB design candidates are first pre-screened by analysis based on maze routing algorithm. Then the structure with the best routability is chosen from candidates by benchmark experiment evaluation. The new stru...

متن کامل

Improving Dark Channel Prior for Single Image Dehazing

This paper proposes an improved dark channel prior for removing haze from images. Dark channel prior is an effective method for removing haze. Dark channel is an image in the same size as the hazy image which is obtained by dividing the RGB images into windows and for each window, the minimum of each R, G and B channels are calculated. Then again the minimum of these three values is calculated ...

متن کامل

Design and analysis of segmented routing channels for row-based FPGA's

FPGAs combine the logic integration benefits of custom VLSI with the design, production, and time-to-market advantages of standard logic ICs. The Actel family of FPGAs exemplifies the rowbased FPGA model. Rows of logic cells interspersed with routing channels have given this family of FPGA devices the flavor of traditional channeled gate arrays or standard cells. However, unlike the conventiona...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002