Pipelined Adc with a Transconductance Operational Amplifier in Finfet Technology

نویسندگان

  • Mr. P. Ramu
  • G. VR. Sakthivel
چکیده

The comparator is designed in pipelined ADC. FINFET is the technology which performs the dual gate MOSFET. This thesis focuses on the high-speed design of pipelined ADC. In the meanwhile, we try to minimize the power dissipation as well. In this thesis, A semidigital Gm-based amplifier is proposed for a low-power pipelined analog-to-digital converter (ADC )in HSPICE .And also we compare the power performance both in FINFET and CMOS. The amplifier performs a class-AB operation. CMOS designed in 130nm and FINFET is implemented in 16nm. Keywords—Analog-to-digital converter (ADC, Gm-based amplifier, operational transconductance amplifier (OTA), pipelined ADC , semidigital amplifier,HSPICE,FINFET.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of a Pipelined 8 b 10 MSPS Analog To Digital Converter from System to OTA

This paper is a summary of the design process of an 8-bit 10MSPS pipelined analog to digital converter (ADC). The intended focus of the project was the design of the operational transconductance amplifier (OTA) that is the heart of the switched capacitor circuits that perform functions such as sampleand-hold and amplification by 2. It is the performance of these functional blocks that determine...

متن کامل

Switch-embedded opamp-sharing MDAC with dual-input OTA in pipelined ADC

A switch-embedded opamp-sharing multiplying digital-to-analogue converter (MDAC) with dual-input-differential-pair operational transconductance amplifier (OTA) is proposed to eliminate the non-resetting and successive-stage crosstalk problems in the conventional opampsharing technique. A 10-bit 80 MS/s pipelined analogue-to-digital converter (ADC) is implemented in a 0.18 mm CMOS process by usi...

متن کامل

A pipelined SAR ADC with gain-stage based on capacitive charge pump

This paper presents a 14-bit, tunable bandwidth two-stage pipelined successive approximation analog to digital converter which is suitable for low-power, cost-effective sensor readout circuits. To overcome the high DC gain requirement of operational transconductance amplifier in the gain-stage, the multi-stage capacitive charge pump (CCP) was utilized to achieve the gain-stage instead of using ...

متن کامل

Design of a 12.8 ENOB, 1 kS/s pipelined SAR ADC in 0.35-mu m CMOS

This paper presents a 15-bit, two-stage pipelined successive approximation register (SAR) analog-to-digital converter (ADC) suitable for low-power, cost-effective sensor readout circuits. The use of aggressive gain reduction in the residue amplifier combined with a suitable capacitive array DAC topology in the second stage simplifies the design of the operational transconductance amplifier (OTA...

متن کامل

Analysis of Non-ideal Effects of Pipelined ADC by Using MATLAB - Simulink

The presented work deals with analysis of non-ideal effect of pipelined analog-to-digital converter (ADC) such as random capacitor mismatch, comparator offset and finite op-amp gain. These factors arise during a conversion in the pipelined ADC when using CMOS technology and switched-capacitors (SC) technique. The pipelined ADC was simulated in MATLAB-Simulink simulation environment. Key-Words: ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016