Wavelet-based signal design for reduced jitter timing-recovery
نویسندگان
چکیده
This letter addresses two issues in clock synchronization in the context of the theory of wavelets: design of prefilters eliminating pattern-dependent jitter (PDJ) and design of lowjitter shaping pulses for timing recovery. We derive low-jitter symmetric and time-limited shaping pulses via a perturbational technique from the autocorrelation of the Daubechies scaling function.
منابع مشابه
High-speed Synchronisation for Optical Packet Networks
Optical regeneration, high-speed synchronisation, OTDM packet network, timing jitter, clock recovery Key Results: Results show serious limitations in the minimum level of jitter tolerable by high-speed regeneration. For 40Gbit/s OTDM (Optical Time Division Multiplexing) transmission the tolerable level of jitter to maintain error-free transmission, is 1.5ps for synchronous regeneration and 1ps ...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملTiming Recovery in Digital Subscriber Loops Using Baud-Rate Sampling
Sampled-data techniques are the most practical means of obtaining the necessary signal ,processing functions for timing recovery in the VLSI implementation of a digital subscriber loop transceiver. The sampled-data timing recovery techniques described in this paper are applicable to both echo .cancellation-and time-compression multi-plexing systems. Timing recovery using baud-rate sampling in c...
متن کاملHigh-speed Transceiver Design in Cmos Using Multi-level (4-pam) Signaling
JOSEPH, BALU High-Speed Transceiver Design in CMOS using Multilevel (4-PAM) Signaling. (Under the direction of Dr. Wentai Liu) The design of a 4 Gbps serial link transceiver in 0.35μm CMOS process is presented. The major factors limiting the performance of high-speed links are transmission channel bandwidth, timing uncertainty and on-chip frequency limitations. The design uses a combination of ...
متن کاملTiming Recovery in Digital Subscriber Loops
Tradeoffs in the design of the timing recovery functions in a subscriber loop receiver are analyzed. The techniques considered are applicable to both the echo cancellation (EC) and time compression multiplexing (TCM) methods of full duplex transmission. Emphasis is on those techniques that lend themselves to implementation in MOSLSI technology, where the objective requirement is that timing rec...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Communications
دوره 45 شماره
صفحات -
تاریخ انتشار 1997