Simulation Of Acquisition Behavior Of Second-Order Analog Phase-Locked Loop Using Phase Error Process
نویسندگان
چکیده
This work presents a method for modeling and simulating a second-order analog phase-locked loops (PLL) in time domain for studying its acquisition behavior. The proposed method uses phase error process for analyzing the PLL characteristics. The method enables to study the lockin and pull-in phenomena of analog PLL and the effects of changing phase offset and voltage offset values on acquisition behavior. The method combines mathematical level modeling of voltage controlled oscillator and phase detector with circuit level modeling of the loop filter. The complete simulation program for the entire PLL system is written in Turbo C. The MATLAB program is used for graphical analysis of simulated data. The simulation results show that the method can be applied to verify the PLL characteristics during acquisition.
منابع مشابه
Closed-Form Analytical Equations to Transient Analysis of Bang-Bang Phase-Locked Loops
Due to the nonlinear nature of the Bang-Bang phase-locked loops (BBPLLs), its transient analysis is very difficult. In this paper, new equations are proposed for expression of transient behavior of the second order BBPLLs to phase step input. This approach gives new insights into the transient behavior of BBPLLs. Approximating transient response to reasonable specific waveform the loop tran...
متن کاملExtended Range Second Order Digital Phase Locked Loop
Phase error dynamics of a conventional second order Digital Phase Locked Loop (DPLL) and that of a newly proposed modified second order DPLL (MSODPLL) have been studied using digital computers. Ranges of initial conditions leading to the phase locking condition were determined from computer simulation of both conventional and modified second order DPLL. Lyapunov exponents were also examined, fo...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملModeling and Simulation of Second-order Phase-locked Loop for Studying the Transient Behavior during Frequency Acquisition and Tracking
The Phase-Locked Loop (PLL) system is used extensively in modern electronic systems such as modems, mobile communications, satellite receivers and television systems. This work presents a method for modeling and simulation of second-order PLL in time domain to study transient behavior during frequency acquisition and tracking. Here we utilize a basic PLL system that consist a multiplier, used a...
متن کامل