Steps in the Verification of an Occam-to-FPGA Compiler

نویسندگان

  • Roger M. A. Peel
  • Wong Han Feng
  • Javier
چکیده

This paper reports on the progress made in developing techniques for the verification of an Occam to FPGA compiler. Communicating Sequential Processes (CSP) has been used to model the circuits generated by our compiler. This CSP has then been subjected to tests for deadlock and livelock freedom using the Failures-Divergence Refinement tool (FDR, [6]). In addition, FDR has been used to prove that the circuits emitted have behaviours equivalent to CSP specifications of the original Occam source codes. Ke ywords: FPGA, Occam, CSP, logic synthesis, embedded systems

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using CSP to Verify Aspects of an occam-to-FPGA Compiler

This paper reports on the progress made in developing techniques for the verification of an occam to FPGA compiler. The compiler converts occam 1 programs into logic circuits that are suitable for loading into field-programmable gate arrays (FPGAs). Several levels of abstraction of these circuits provide links to conventional hardware implementations. Communicating Sequential Processes (CSP) ha...

متن کامل

Automatically Generated CSP Provides Verification for occam-derived Logic Circuits

This paper reports on the creation of a new back-end for the authors’ occam-to-FPGA compiler. The creation of Communicating Sequential Processes (CSP) models of compiler-generated logic circuits has thus recently been automated. These models are now being used to provide reference testing of the compiler as it undergoes further implementation and refinement, as well as to verify components of p...

متن کامل

R16: A New Transputer Design for FPGAs

This paper describes the ongoing development of a new FPGA hosted Transputer using a Load Store RISC style Multi Threaded Architecture (MTA). The memory system throughput is emphasized as much as the processor throughput and uses the recently developed Micron 32MByte RLDRAM which can start fully random memory cycles every 3.3ns with 20ns latency when driven by an FPGA controller. The R16 shares...

متن کامل

Hardware Compilation: Verification and Rapid-prototyping

The use of Field Programmable Gate Arrays (FPGA) to rapidly produce custom hardware circuits using a completely software-based process is becoming increasingly widespread. Specialized Hardware Description Languages (HDL) are used to describe and develop the required circuits. In this paper, we advocate using an even more general purpose programming language, based on Occam, for the automatic co...

متن کامل

Occam on Field Programmable Gate Arrays - Fast Prototyping of Parallel Embedded Systems

This paper presents experiences obtained while using a compiler that translates designs written in a parallel programming language into a form suitable for controlling a Field Programmable Gate Array. Although the initial motivation for the project was to develop tools which would assist the implementation of a distributed multi-microprocessor architecture, results have shown that the technique...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004