A Novel high-speed transistorized 8x8 Multiplier using 4-2 Compressors
نویسنده
چکیده
In this paper, a novel implementation of 8x8 Multiplier using 4-2 Compressors is presented; which produces quick results, especially for use in Digital Signal Processors and in Microprocessors. This multiplier uses a new partial-product reduction format which consecutively reduces the maximum output delay. The new design of multiplier requires less number of MOSFET’s compared to Wallace Tree Multipliers. The 4-2 Compressor used is made from high-speed and low-power XOR-XNOR module and transmission gate based Multiplexer. The delay and power-delay product (PDP) is compared with earlier Wallace and Dadda Multipliers, implemented with 4-2 Compressors and without compressors, and is proven to have minimum delay and PDP. The Simulation results were obtained using HSPICE at 0.18μm standard CMOS technology. Keywords— 4-2 Compressors, partial-product reduction, Reduction format, Tree Multipliers, XOR-XNOR module, Multiplexer, 0.18μm CMOS.
منابع مشابه
Design and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor
Received Apr 24, 2016 Revised Aug 3, 2016 Accepted Aug 18, 2016 In this paper, a 8x8 multiplier is realized by using 4-2 and 5-2 compressors. Low-power high speed 4-2 compressors and 5-2 compressors are extensively utilized for numerical realizations. Both the compressors circuits that is the 4-2 compressor circuit and 5-2 compressor circuit internally consist of the logic gates i.e. the XOR an...
متن کاملDesign and Analysis of Low Power Multipliers and 4:2 Compressor Using Adiabatic Logic
For high speed applications, a huge number of adders or compressors are to be used in multiplications to perform the partial product addition. In this paper a new approach of reducing power for a given system is developed that is adiabatic logic. The Array multiplier, Vedic 4x4 multiplier and 8x8 multiplier are designed using energy recovery logic in the inverter. The number of adders is reduce...
متن کاملA Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Compressors
With the advent of new technology in the fields of VLSI and communication, there is also an ever growing demand for high speed processing and low area design. It is also a well known fact that the multiplier unit forms an integral part of processor design. Due to this regard, high speed multiplier architectures become the need of the day. In this paper, we introduce a novel architecture to perf...
متن کاملReducing Hardware Complexity of Wallace Multiplier Using High Order Compressors Based on CNTFET
Multiplier is one of the important components in many systems such as digital filters, digital processors and data encryption. Improving the speed and area of multipliers have impact on the performance of larger arithmetic circuits that are part of them. Wallace algorithm is one of the most famous architectures that uses a tree of half adders and full adders to increase the speed and red...
متن کاملImplementation of 8x8 Dadda Multiplier Using Approximate Compression for Image Enhancement
Inexact (Approximate) computing is an attractive paradigm for digital processing. Inexact computing is particularly interesting for computer arithmetic designs. This project deals with the analysis and design of two new approximate 4-2 compressors for utilization in a multiplier. These designs rely on different features of compression, such that imprecision in computation can make up for circui...
متن کامل