On the techniques of clock extraction and oversampling

نویسندگان

  • Henning Braunisch
  • Raj Nair
چکیده

Overview Introduction Probabilistic analysis Numerical results Conclusion 2 Introduction Two techniques for data recovery from serial streams: • Clock extraction: – Phase-locked loop for placing sampling time point near-optimally within the bit time interval. – Widely employed in the telecommunications field.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Analysis of Oversampling Data Recovery Circuit∗

In this paper an analysis on the oversampling data recovery circuit is presented. The input waveform is assumed to be non-return-zero (NRZ) binary signals. A finite Markov chain model is used to evaluate the steady-state phase jitter performance. Theoretical analysis enables us to predict the input signal-to-noise ratio (SNR) versus bit error rate (BER) of the oversampling data recovery circuit...

متن کامل

Evaluation of two different extraction techniques on determination of 〖Pb〗^(+2) contents of wastes of dye manufacturing industries

Extraction of trace amounts of toxic heavy metals from complicated environmental matrixes is a  challenging task. The aim of this investigation is the comparison of the extraction efficiencies and other related experimental variables ( chemicals, effect of pH, potential interfering ions) on the determination of inorganic lead ( ) which is present in waste water of dye industries. Compared techn...

متن کامل

0 - 7803 - 5129 - 0 / 99 © IEEE 1999 MP 3 . 3 A Nyquist - Rate

Oversampling and noise-shaping techniques, such as Σ∆ modulation, have an inherent tradeoff between accuracy and speed, whereby resolution in amplitude is at the expense of resolution in time. Because their internal circuits must operate over many clock cycles to produce a single result, they have limited data rates and power dissipation is a concern. Much attention has been focused on improvin...

متن کامل

A 1.0Gbps CMOS Oversampling Data Recovery Circuit with Fine Delay Generation Method∗

This paper describes an oversampling data recovery circuit composed of an analog delay locked loop and a digital decision logic. The novel oversampling technique is based on the delay locked loop circuit locked to multiple clock periods rather than a single clock period, which generates the timing resolution less than the gate delay of the delay chain. The digital logic for data recovery was im...

متن کامل

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18 . 5 18 . 5 A 3 . 2 Gb / s Semi - Blind - Oversampling CDR

A blind-oversampling CDR tracks the high-frequency jitter of the input data stream, but is limited at low-frequencies by the size of its FIFO [1]. A phase-tracking CDR, on the other hand, tracks jitter at frequencies below f3dB of its loop filter, but performs poorly beyond this frequency [2]. In this paper, a semi-blind-oversampling technique is presented. The proposed technique produces a jit...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001