Low Jitter DCO Dithering Technique for a Fractional Gain Control
نویسندگان
چکیده
This paper presents a DCO dithering technique which employs a finer fractional gain control to suppress nonlinear effect of a bang-bang digital PLL (BB-DPLL).
منابع مشابه
A 0.06-psRMS SSC-induced jitter, ΔΣ-dithering-free, 6-GHz spread-spectrum clock generator for serial-ATA generation
A 90-nm CMOS, 6-GHz spread-spectrum clock generator (SSCG) showing low jitter and the feasible electromagnetic interference (EMI) reduction is presented. Forsaking the commonly used ΔΣ technique for the average fractional-N ratios by the dithering, the proposed SSCG uses a phaserotating technique to realize truly fractional division ratios, and creates the spread-spread clocking (SSC) by modula...
متن کاملLow Power , All - Digital Fractional - N Frequency Synthesizers for Multi - GHz Applications
Despite their high degree of reconfigurability and friendliness to technology scaling, traditional ADPLL-based frequency synthesizers tend to come at the price of increased power consumption at their feedback path, compared to charge-pump based solutions. The main power consumption bottleneck is the TDC that operates at the high output frequency rate. A modified version of the ADPLL architectur...
متن کاملA Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
A low-power and low-jitter 12-bit CMOS digitally controlled oscillator (DCO) design is presented. The Low-Power CMOS DCO is designed based on the ring oscillator implemented with Schmitt trigger inverters. The proposed DCO circuit uses control codes of thermometer type to reduce jitters. Performance of the DCO is verified through a novel All Digital Phase-Locked Loop (ADPLL) designed with a uni...
متن کاملOptimization of Digitally Controlled Oscillator with Low Power
Abstract: In this paper, CMOS digitally controlled oscillator (DCO) design is analyzed for 4-16 bits. The CMOS DCO is designed based on a ring oscillator. Simulations of the analyzed DCO using 250nm CMOS technology achieve controllable different frequency range with a wide linearity. A 4-bit digitally controlled CMOS oscillator (DCO) design is best by adjusting the width of p-MOS and n-MOS devi...
متن کاملA Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range
In this paper, an ultra low power and low jitter 12bit CMOS digitally controlled oscillator (DCO) design is presented. Based on a ring oscillator implemented with low power Schmitt trigger based inverters. Simulation of the proposed DCO using 32nm CMOS Predictive Transistor Model (PTM) achieves controllable frequency range of 550MHz~830MHz with a wide linearity and high resolution. Monte Carlo ...
متن کامل