Implementation of high-resolution time-to-digital converter in 8-bit microcontrollers.
نویسنده
چکیده
This paper will demonstrate how a time-to-digital converter (TDC) with sub-nanosecond resolution can be implemented into an 8-bit microcontroller using so called "direct" methods. This means that a TDC is created using only five bidirectional digital input-output-pins of a microcontroller and a few passive components (two resistors, a capacitor, and a diode). We will demonstrate how a TDC for the range 1-10 μs is implemented with 0.17 ns resolution. This work will also show how to linearize the output by combining look-up tables and interpolation.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملA 0.84ps-LSB 2.47mW Time-to-Digital Converter Using a Charge Pump and a SAR-ADC
We propose a time-to-digital converter (TDC) using a charge pump and a SAR-ADC. With this architecture, high time resolution is attainable by increasing the charging current or reducing the sampling capacitance. Thus, the resolution limitation in a delay-chain TDC does not exist. We propose to use a SAR-ADC attributed to its characteristics of compact structure, scalability, low power consumpti...
متن کاملA Low Oversampling Ratio 14-b 500-kHz ADC with a Self-Calibrated Multibit DAC
Delta-sigma ( ) analog-to-digital converters (ADC’s) rely on oversampling to achieve high-resolution. By applying multibit quantization to overcom stability limitations, a circuit topology with greatly reduced oversampling requirements is developed. A 14-bit 500-kHz ADC is described that uses an oversampling ratio of only 16. A fourth-order embedded modulator, four-bit quantizer, and self-calib...
متن کاملA Redundant Signed Binary Addition Based Digital-to-Frequency Converter
This paper presents an accumulator-based digital-to-frequency (DFC) converter employing redundant signed binary addition (RSBA). RSBA is advantageous in that no carry propagation occurs resulting in constant delay regardless of operand word size. Utilizing RSBA in the proposed DFC resolves the performance bottleneck in the DFC's conventional implementation and achieves extremely high frequency ...
متن کاملWide-band high-resolution Σ∆ A/D converter
Wireless base station and VDSL transceiver require A/D converter with signal bandwidth more than 10MHz and resolution in the range of 12-14bits. Continuous-time Σ∆ A/D converter has the advantage of possible high signal bandwidth as well as low power consumption compared with discrete time counterpart. In this project, our target is to design a 12MHz-signal bandwidth continuous time Σ∆ A/D conv...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- The Review of scientific instruments
دوره 83 4 شماره
صفحات -
تاریخ انتشار 2012