Leakage in Nanometer Scale CMOS Circuits
نویسندگان
چکیده
High leakage current in deep sub-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down. Consequently, the identification and modeling of different leakage components is very important for estimation and reduction of leakage power, especially for low power applications. . This paper explores transistor leakage mechanisms and device and circuit techniques to reduce leakage power consumption.
منابع مشابه
Leakage Minimization Technique For Nanoscale CMOS VLSI Based On Macro-Cell Modeling
This paper proposes a new heuristic approach to determine the input pattern that minimizes leakage currents of nanometer CMOS circuits during sleep mode considering stack and fanout effect. The proposed approach uses a new precise macro-modeling of leakage current considering subthreshold leakage, gate tunneling leakage, body effect, stack effect, and fanout effect. The macro-model is developed...
متن کاملReliable CMOS VLSI Design Considering Gate Oxide Breakdown
As technology scales down into the nanometer region, the reliability mechanism caused by time dependent dielectric breakdown (TDDB) has become one of the major reliability concerns. TDDB can lead to performance degradation or logic failures in nanoscale CMOS devices, and can cause significant increase of leakage power in the standby mode. In this paper, the TDDB effects on the delay and power o...
متن کاملLeakage - Delay Tradeoff in Wide-Bit Nanoscale CMOS Adders
The scaling of nanometer technology has had a major impact on the power dissipation of CMOS circuits. As transistor size decreases it has become apparent that leakage power is becoming a dominant fighting force against future technology. In this paper the importance of static power consumption on the design of new and advanced CMOS technology is explored with the investigation of leakage power ...
متن کاملLeakage Reduction Techniques for Nanometer Scale CMOS Circuits
As we enter the nanoscale regime, power reduction is of increasing importance, but the established leakage reduction techniques will become less effective. Subthreshold leakage is being joined by band-to-band tunneling and gate leakage as the primary leakage mechanisms. The increased significance of these leakage components threatens the usefulness of some traditional leakage reduction techniqu...
متن کاملReduction of Leakage Power in Digital Logic Circuits Using Stacking Technique in 45 Nanometer Regime
Power dissipation due to leakage current in the digital circuits is a biggest factor which is considered specially while designing nanoscale circuits. This paper is exploring the ideas of reducing leakage current in static CMOS circuits by stacking the transistors in increasing numbers. Clearly it means that the stacking of OFF transistors in large numbers result a significant reduction in powe...
متن کامل