Effects of Transmitter Symbol Clock Jitter Upon Ground Receiver Performance

نویسندگان

  • Meera Srinivasan
  • Andre Tkacenko
  • Mark Lyubarev
  • Polly Estabrook
چکیده

In this article we characterize the effect of transmitter clock jitter upon receiver symbol synchronization performance. Using a sinusoidal model for the timing jitter, we evaluate the bit error rate (BER) degradation and cycle slip probabilities of receivers via analysis as well as simulation for uncoded offset quadrature-phase-shift-keying (OQPSK). We evaluate performance for two different symbol synchronization loops: the modified data transition tracking loop (M-DTTL) and the Gardner loop. The results are parameterized in terms of the timing jitter parameters (peak frequency jitter, time interval error, and cycle-to-cycle jitter) as well as symbol tracking loop parameters (loop damping factor, loop bandwidth). We present analytical expressions for BER degradation in the presence of sinusoidal timing jitter and compare results with those obtained via simulation, as well as past hardware tests of receivers. These results show that for both types of symbol synchronizers, peak BER degradation decreases as the loop damping factor increases, and that for underdamped tracking loops, the BER degradation peaks when the normalized jitter rate is approximately the same as the natural frequency of the loop transfer function. Simulated cycle-slip rates are also presented, showing the effects of varying loop bandwidths and damping factors. Finally, we illustrate how BER degradation can be characterized in terms of jitter time interval error and cycle-to-cycle jitter, providing predictive capabilities for receiver performance and guidelines for the specification of transmitter clock requirements.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis of PLL Clock Jitter in High-Speed Serial Links

We analyze the effects of transmitter and receiver phased-locked loop (PLL) phase noise, which translates to time-domain clock/data jitter, on the performance of high-speed transceivers. Analytical expressions are derived to incorporate both transmitter and receiver clock jitter into serial link operation. A method to calculate the worst-case noise margin degradation due to clock jitter is disc...

متن کامل

Performance Analysis Of Mono-bit Digital Instantaneous Frequency Measurement (Difm) Device

Instantaneous Frequency Measurement (IFM) devices are the essential parts of anyESM, ELINT, and RWR receiver. Analog IFMs have been used for several decades. However, thesedevices are bulky, complex and expensive. Nowadays, there is a great interest in developing a wideband, high dynamic range, and accurate Digital IFMs. One Digital IFM that has suitably reached allthese requirements is mono-bi...

متن کامل

Design of Noise - Robust Clock and Data Recovery Using an Adaptive

As the continuing technology scaling keeps increasing the maximum on-chip clock frequency, the demand for the high-speed link that bridges the faster on-chip world and slower off-chip world is rapidly growing. The challenges are stronger than before with more functions being integrated into a single chip, which has become a complicated mixed-mode System on Chip (SoC) design. The performance of ...

متن کامل

A tracking clock recovery receiver for 4-Gbps signaling

We have previously described a design for a 4Gb/s signaling system that uses transmitter equalization to overcome the frequency-dependent attenuation due to skin effect in transmission lines. We present here experimental results from an implementation of this idea in 0.5μ CMOS, showing the effectiveness of a simple transition-filter equalization technique. Our experimental chips use a tracking ...

متن کامل

Over GHz Low-Power RF Clock Distribution For a Multiprocessor Digital System

Conventional digital clock distribution interconnection causes a severe power consumption problem for GHz clock distribution because of transmission line losses, and it exhibits difficult signal integrity problems due to clock skew, clock jitter and signal reflection. To overcome these conventional digital clock distribution limitations, optical clock distribution techniques, based on guided-wa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010