1 MUX 0 L IN OUT ENABLE ICF : Instant Config OUT ENABLE IN 0 1 L PCF : Pre - Config MUX
نویسنده
چکیده
A novel one-directional pass-through array for the computation of integer greatest common divisor is designed and implemented on Atmel FPGA. The design is based on the plus-minus GCD algorithm and works in LSB pipelined manner. In contrast with previous designs, the length of the new array is independent of the length of the operands: arbitrary long integers can be processed in multiple passes. The array is auto-conngurable: at each step, one new cell is conngured according to the input from the previous computation. Preliminary experiments show that for 100 bits a speed-up of 4 over software can be obtained using one 6010 Atmel chip.
منابع مشابه
Low Power Multiplexer Decomposition - Low Power Electronics and Design, 1997. Proceedings., 1997 International Symposium on
The advent of portable digital devices such as laptop personal computers has made low power circuit design an increasingly important research area. Recently, low poweT decomposition for simple logic gates such 0s AND and O R has been extensively researched. However, the problem of MUX decomposition to minimize power dissipation has not been addressed. I n this paper, we study the pToblem of low...
متن کاملPower efficient asynchronous multiplexer for X-ray sensors in medical imaging analog front-end electronics
This paper presents a new power efficient asynchronous multiplexer (MUX) for application in analog front-end electronics (AFE) used in X-ray medical imaging systems. Contrary to typical synchronous MUXes that have to be controlled by a clock, this circuit features a simple structure, as the clock is not required. The circuit dissipates power only while detecting the active signals and then auto...
متن کاملDesigning of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملScan Chain 1 Mux 1 0 Scan Chain 2 Mux 1 0 Scan
We propose a new design for testability technique, Parallel Serial Full Scan (PSFS), for reducing the test application time for full scan embedded cores. Test application time reduction is achieved by dividing the scan chain into multiple partitions and shifting in the same vector to each scan chain through a single scan in input. The experimental results for the ISCAS89 circuits showed that PS...
متن کاملPower and Area Estimation/Optimization in Behavioral Synthesis
In order to offer better design space exploration, the HLS tool must provide the designers a way to investigate diverse interconnection schemes. Little works reported on mixed bus and mux architectures. Cathedral-II [2] has a restricted bus-mux interconnection model, where interconnections inside EXU’s are mux-based and global connections are busbased. In general, mux-based interconnections are...
متن کامل