Lessons Learned from Designing a 65 nm ASIC for Evaluating Third Round SHA-3 Candidates
نویسندگان
چکیده
In this paper we present the implementation results for all five SHA-3 third round candidate algorithms, BLAKE, Grøstl, JH, Keccak, and Skein in a standard-cell-based ASIC realized using 65nm CMOS technology. The ASIC includes two sets of implementations developed independently and with different optimization targets, and includes a reference SHA-2 implementation as well. We believe that having the results of two separate sets of implementations allows us to better identify the valid design space for all candidate algorithms. We present data showing the evolution of the solution space for each algorithm from simple synthesis estimations to the final implementation on the ASIC and show that post-layout results can differ by as much as 50% from synthesis results.
منابع مشابه
Fair and Comprehensive Performance Evaluation of 14 Second Round SHA-3 ASIC Implementations
Hardware implementation quality will be considered as an important factor for evaluating the NIST SHA-3 competition candidates in the second round. The most traditional and popular hardware im plementation method is designing ASICs with standard cells. However, to benchmark 14 second round SHA-3 ASIC designs based on a fair and comprehensive methodology can be very challenging because of the u...
متن کاملSilicon Implementation of SHA-3 Final Round Candidates: BLAKE, Grøstl, JH, Keccak and Skein
Hardware implementation quality is an important factor in selecting the NIST SHA-3 competition finalists. However, a comprehensive methodology to benchmark five final round SHA-3 candidates in ASIC is challenging. Many factors need to be considered, including application scenarios, target technologies and optimization goals. This work describes detailed steps in the silicon implementation of a ...
متن کاملSilicon Implementation of SHA-3 Finalists: BLAKE, Grøstl, JH, Keccak and Skein
Hardware implementation quality is an important factor in selecting the NIST SHA-3 competition finalists. However, a comprehensive methodology to benchmark five final round SHA-3 candidates in ASIC is challenging. Many factors need to be considered, including application scenarios, target technologies and optimization goals. This work describes detailed steps in the silicon implementation of a ...
متن کاملDesign and benchmarking of an ASIC with five SHA-3 finalist candidates
This contribution describes our efforts in the design of a 130nm CMOS ASIC that implements Skein, BLAKE, JH, Grøstl, and Keccak, the five candidates selected by NIST in the third round SHA-3 competition. The objective of the ASIC is to accurately measure the performance and power dissipation of each candidate when implemented as an ASIC. The design of this ASIC, and its optimization for benchma...
متن کاملOn The Impact of Target Technology in SHA-3 Hardware Benchmark Rankings
Both FPGAs and ASICs are widely used as the technology for comparing SHA-3 hardware benchmarking process. However, the impact of target technology in SHA-3 hardware benchmark rankings has hardly been considered. A cross-platform comparison between the FPGA and ASIC results of the 14 second round SHA-3 designs demonstrates the gap between two sets of benchmarking results. In this paper we descri...
متن کامل