A Low-Power CT Incremental 3rd Order ΣΔ ADC for Biosensor Applications

نویسندگان

  • Julian Garcia
  • Saul Rodriguez Duenas
  • Ana Rusu
چکیده

This paper proposes a 3rd order single-loop continuous-time incremental sigma-delta analogue-to-digital converter (ADC) for time-multiplexed signals. Incremental sigmadelta modulation is used to address medium to high resolution requirements of multi-channel applications, while a 3rd order continuous-time implementation is investigated as an alternative for low-power solutions. A prototype of the proposed modulator, running at 320 kHz, has been fabricated in a 0.15-μm CMOS technology, while the synchronization circuitry to allow incremental operation was built on-board. Measurement results show that the ADC achieves 65.3 dB peak SNR, 64 dB peak SNDR and 68.2 dB dynamic range over a 2 kHz bandwidth. The modulator’s power dissipation is 96 μW from a 1.6 V power supply. This translates into the best figure-of-merit when compared to recently published continuous-time alternatives, while being competitive with respect to state-of-the-art discrete-time counterparts.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High-order continuous-time incremental ΣΔ ADC for multi-channel applications

A novel high-order single-loop incremental sigmadelta ADC for multi-channel applications is proposed. Highorder continuous-time architectures are explored using a 3rd order single-bit modulator as a test-case. The performance of the proposed architecture, taking into account critical nonidealities, is analyzed and its advantages and issues are discussed. Behavioral simulations show a key advant...

متن کامل

Two-step continuous-time incremental sigma-delta ADC

A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom ...

متن کامل

On-chip Stimuli Generation for ADC Dynamic Test by ΣΔ Technique

This paper presents application of the ΣΔ modulation technique to the on-chip dynamic test for A/D converters. The wanted stimulus such as a singleor two-tone signal is encoded into one-bit ΣΔ sequence, which after simple low-pass filtering is applied to the circuit under test with low noise and without distortion. In this way a large dynamic range is achieved making the performance harmonicand...

متن کامل

A subthreshold current-sensing ΣΔ modulator for low-voltage and low-power sensor interfaces

A continuous-time (CT) ΣΔ modulator for sensing and direct analog-to-digital conversion of nA-range (subthreshold) currents is presented in this work. The presented modulator uses a subthreshold technique based on subthreshold source-coupled logic cells to efficiently convert subthreshold current to digital code without performing current-to-voltage conversion. As a benefit of this technique, t...

متن کامل

Implementation of High Resolution and Power Efficient ∑∆ Adc Using Pipeline Configuration Technique

A high resolution analog to digital converter (ADC) is presented and it’s dedicated to neural recording systems. By employing two continuous time incremental sigmadelta(I∑∆) ADC in a pipeline configuration, without sacrificing the conversion rate the proposed ADC can obtain high resolution. This two-step architecture is furthermore power efficient, as the resolution need for the incremental ADC...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. on Circuits and Systems

دوره 60-I  شماره 

صفحات  -

تاریخ انتشار 2013