Behavioral VHDL Styles and High-Level Synthesis for IPs
نویسندگان
چکیده
The recent emerging of commercial high-level synthesis tools raises the question of specifying IPs at the algorithmic, or behavioral, level. High-level synthesis allows fast exploration of various architectural solutions from a single behavioral description. While flexibility of currently used soft IPs is limited to optimizing the logic synthesis flow, behavioral IPs introduce architectural flexibility and allow a closer adaptation to the requirements of a target application. Since reusing code at the behavioral level may be hazardous due to the high abstraction level of the specification, a methodology should be defined in order to provide a framework for ensuring synthesizability of a behavioral IP, performance predictability and toolindependence of the specification. Formalizing the syntax, behavioral semantics and architectural semantics of commercial HLS tools is the first step for defining such a methodology. In this paper, we introduce the first results of an experiment consisting of analyzing the architectural model of a commercial HLS tool.
منابع مشابه
Analysis of different protocol descriptions styles in VHDL to High-Level Synthesis
A methodology based on VHDL to obtain protocol descriptions suitable to be synthesized using AMICAL, a VHDL based behavioral synthesis tool, is presented. In order to efficiently obtain synthesized architectures, a number of constraints must be imposed on the writing style of VHDL. An example based on the specification of a high speed protocol is discussed. 1-INTRODUCTION The emergence of new t...
متن کاملSynchronous Controller Models for Synthesis from Communicating VHDL Processes
VHDL permits design descriptions with communicating multiple processes and provides signal assignments and wait statements to facilitate coordination and communication among the processes. These constructs lead to concise behavioral speciications but make controller generation in high level synthesis diicult. Current work on synthesis from VHDL restricts the behavioral subset, excluding or limi...
متن کاملBehavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS
High-level synthesis is highly demanded for managing the complexity of analog and mixed-signal system designs. However, synthesis methods are currently in their infancy. The absence of a high-level specification notation is an important limitation for the development of efficient synthesis methods. This paper presents a behavioral model and a VHDL-AMS subset for high-level synthesis of analog a...
متن کاملIncorporating Interconnection Delays in VHDL Behavioral Synthesis 1
Advances in VLSI technology have provided smaller feature sizes which allow the integration of large circuit designs into a single chip. As a result, the interconnection delay between functional units is now comparable to the functional unit delay itself, and can no longer be ignored by high-level synthesis tools. In this paper, we present a library based behavioral synthesis tool that incorpor...
متن کاملTimed Dependence Flow Graphs, an Intermediate Form for Veri ed High-level Synthesis
{We present timed dependence ow graphs, an intermediate form for high-level synthesis from speciications written in behavioral hardware description languages. Timed dependence ow graphs express data, control, resource access, and timing dependences, and can be constructed in linear time from behavioral VHDL descriptions. We also present a formal execution semantics for timed dependence ow graph...
متن کامل