Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm
نویسندگان
چکیده
Memories Precharge-Free, Low-Power Content-Addressable Memory .. . . . . . . . . . . . . . . . . . . . . . . . . . . . M. Zackriya V and H. M. Kittur 2614 A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . L. Atias, A. Teman, R. Giterman, P. Meinerzhagen, and A. Fish 2622 Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S. Ahmad, M. K. Gupta, N. Alam, and M. Hasan 2634
منابع مشابه
A Complexity Reduction Method for Extended Min-Sum based Nonbinary LDPC Decoder
Abstract—Nonbinary LDPC codes are a class of linear block codes having the performance closer to Shannon’s limit. Codes defined over higher order of Galois field, have increased computation complexity and thereby it put forth the challenges in efficient hardware realization of the decoder. In this paper, modifications in the Non-binary LDPC decoder to obtain reduced configuration sets, aimed to...
متن کاملSimplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes
Non-binary Low-Density Parity-Check (NB-LDPC) codes have become an efficient alternative to their binary counterparts in different scenarios such as: moderate codeword lengths, high order modulations and burst error correction. Unfortunately, the complexity of NB-LDPC decoders is still too high for practical applications, especially for the check node processing, which limits the maximum achiev...
متن کاملPerformance Analysis and Implementation for Nonbinary Quasi-cyclic Ldpc Decoder Architecture
Non-binary low-density parity check (NB-LDPC) codes are an extension of binary LDPC codes with significantly better performance. Although various kinds of low-complexity iterative decoding algorithms have been proposed, there is a big challenge for VLSI implementation of NBLDPC decoders due to its high complexity and long latency. In this brief, highly efficient check node processing scheme, wh...
متن کاملArchitecture of a low-complexity non-binary LDPC decoder for high order fields
In this paper, we propose a hardware implementation of the EMS decoding algorithm for non-binary LDPC codes, presented in [10]. To the knowledge of the authors this is the first implementation of a GF(q) LDPC decoder for high order fields (q ≥ 64). The originality of the proposed architecture is that it takes into account the memory problem of the nonbinary LDPC decoders, together with a signif...
متن کاملJoint Detection/Decoding Algorithms for Nonbinary LDPC Codes over ISI Channels
This paper is concerned with the application of nonbinary low-density parity-check (NB-LDPC) codes to binary input inter-symbol interference (ISI) channels. Two low-complexity joint detection/decoding algorithms are proposed. One is referred to as max-log-MAP/X-EMS algorithm, which is implemented by exchanging soft messages between the max-log-MAP detector and the extended min-sum (EMS) decoder...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. VLSI Syst.
دوره 24 شماره
صفحات -
تاریخ انتشار 2016