Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

نویسنده

  • Matthias Moerz
چکیده

The application of turbo codes in modern communication systems makes decoding a time and power consuming task. It is known that analog decoder are superior to digital decoder designs in terms of speed and power consumption. The fact that a modification of a single code parameter like the block length requires a new analog decoder implementation, in combination with a complexity, which grows linearly with the block length, so far prohibits a real world application in e.g. UMTS. This paper introduces a novel mixed signal turbo decoder for different block lengths and arbitrary interleaver structures. For the prominent case of the UMTS turbo code the complexity of the component decoder is reduced by a factor of up to 91 compared to an all analog implementation with a performance loss of only 0.05 dB.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reconfigurable Signal Processor for Channel Coding & Decoding in Low Snr Wireless Communications

An area and computational-time efficient turbo decoder implementation on a reconfigurable processor is presented. The turbo decoder takes advantage of the latest sliding window algorithms to produce a design with minimal storage requirements as well as offering the ability to configure key system parameters via software. The parameter programmability allows the decoder to be used in a research ...

متن کامل

A multi-core-based heterogeneous parallel turbo decoder

It has always been a challenging task to implement a turbo decoder because it’s typically the most compute-intensive and time-consuming part in a wireless communication system. This becomes especially obvious when realizing a turbo decoder through CPUs or GPUs. In this paper, we present a heterogeneous and highly reconfigurable parallel turbo decoder for LTE by employing a multi-core processor ...

متن کامل

Efficient Implementation of Continuous MAP Decoders and a Synchronisation Technique for Turbo Decoders

A method of efficiently implementing a continuous MAP decoding algorithm is presented. A sliding window technique is used to reduce the block size at the expense of extra computations. The smaller block size results in a large reduction in memory storage requirements, reduced delay, and the ability to implement a continuous MAP decoder. A technique for reducing the synchronisation time for a tu...

متن کامل

Small World Communications MAP 04 T Very High Speed MAP Decoder

MAP04T Features 16 state soft–in–soft–out (SISO) maximum a posteriori (MAP) triple interleaved error control decoder and systematic recursive convolutional encoder Up to 95 Mbit/s decoding speed Rate 1/2, 1/3, or 1/4 with optional punctured inputs 6–bit received data, 8–bit soft–in and soft–out data for information and parity bits for all rates 8–bit branch metric inputs for rate 1/2 Optional c...

متن کامل

A 13.3-Mb/s 0.35- m CMOS Analog Turbo Decoder IC With a Configurable Interleaver

Circuits and an IC implementation of a four-state, block length 16, three-metal one-poly 0.35m CMOS analog turbo decoder with a fully programmable interleaver are presented. The IC was tested at 13.3 Mb/s, has a 1.2 s latency, and consumes 185 mW on a single 3.3-V power supply, resulting in an energy consumption of 13.9 nJ per decoded bit, thus reducing the energy consumption by 70% relative to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003