Product Visualization, Realization and Reliability of Non-hermetically Encapsulated Integrated Circuit Packages
نویسنده
چکیده
The aim of this investigation is to generate 3D models of eight different Thin Dual or Quad Leadless Moulded IC packages and conduct the performance analyses using die shear, thermal experiments and finite element analysis. Reliability plays a major role at every stage in the manufacturing, testing and use of integrated circuit packages. The coupled influence of operating voltages and joule heating on the mechanical reliability of ICs is discussed here. Die shear tests were conducted on the ICs and the shear strength compared with the values obtained from the finite element results. Thermal tests were carried out on the ICs that were later inspected under a Scanning Acoustic Microscope (SAM) for delaminations arising from hygrothermal stresses. Finally the results of the electro-hygrothermo-mechanical analyses were analyzed and presented at the maximum operating temperature (MOT) that highlight the overall static reliability of the ICs with acceptable factors of safety. The main objective of this investigation is the construction of the failure envelopes through determination of the maximum operating temperatures and test temperatures of the ICs that aid in the evaluation of the overall static reliability of the ICs.
منابع مشابه
Non-Destructive Laboratory-Based X-Ray Diffraction Mapping of Warpage in Si Die Embedded in IC Packages
Reliability issues as a consequence of thermal/mechanical stresses created during packaging processes have been the main obstacle towards the realisation of high volume 3D Integrated Circuit (IC) integration technology for future microelectronics. However, there is no compelling laboratory-based metrology that can non-destructively measure or image stress/strain or warpage inside packaged chips...
متن کاملReliability Evaluation of Underfill Encapsulated Pb- Free Flip Chip Package under Thermal Shock Test
Thermo-mechanical reliability of the solder bumped flip chip packages having underfill encapsulant was evaluated with thermal shock testing. In the initial reaction, the reaction product between the solder and Cu mini bump of chip side was Cu6Sn5 IMC layer, while the two phases which were (Cu,Ni)6Sn5 and (Ni,Cu)3Sn4 were formed between the solder and electroless Ni-P layer of the package side. ...
متن کاملOther Rugged Applications
The military and aerospace electronics industries are experiencing an ever increasing demand for the use of plastic encapsulated microcircuits and semiconductors. While plastic encapsulated microcircuits and semiconductors offer a number of inherent advantages over hermetically sealed ceramic packages, uncontrolled use can introduce a number of technical risks in military and aerospace equipmen...
متن کاملDesigning for 1 and 2 Level Reliability of Micro-Electronic Packages using Combined Experimental – Numerical Techniques
This paper presents our effort to predict IC, packaging, and board level reliability problems. Micro-electronic based reliability problems are driven by the mismatch between the different material properties, such as thermal expansion, hygro-swelling, and/or the degradation of interfacial strength. In the past, such reliability problems were treated separately, but recent development have made ...
متن کاملEncapsulation Technology for 3 D Stacked Packages
The continuing demand for yet smaller and lighter electronic devices requires micro packaging where shrinkage in the geometry of the substrates as well as decrease of the area of the die is needed. Higher device and circuitry integration of the silicon die, finer pitch of fully populated arrays interconnections are examples of how the industry is meeting these miniaturizations demand. Today tec...
متن کامل