Low Error Compensation Fixed width RPR Multiplier Design Using in Merging of Images
نویسندگان
چکیده
In area efficient low error compensation multiplier design is using fixed width RPR (Reduced Precision Redundancy). We propose a new method called fixed width RPR for DSP applications. This fixed width multiplier is placed in ANT architecture to meet high speed, low power consumption and area efficiency. The fixed RPR is designed with compensation circuit for minimizing the occurrence of error. The nxn bit is used as a input. The partial product term is used in RPR block for input correction vector and trivial input modification vector to worse the truncation errors. To achieve more precise error compensation. Variable correction value is used the truncation error can be compensation circuit is minimized. This circuit can be used in applications of image processing. By using this multiplier we merge the two images into compressed single image.
منابع مشابه
Area Efficient Low Error Compensation Multiplier Design Using Fixed Width Rpr
In area efficient low error compensation multiplier design is using fixed width RPR(Reduced Precision Redundancy). We propose a new method called fixed width RPR for DSP applications. This fixed width multiplier is placed in ANT architecture to meet high speed, low power consumption and area efficiency. The fixed RPR is designed with compensation circuit for minimizing the occurrence of error. ...
متن کاملLow Power Truncated Binary Multiplier Using Replica Redundancy Block
--A reliable low-power multiplier design by adopting algorithmic noise tolerant (ANT) architecture with truncated binary multiplier to build the fixed width reduced precision replica redundancy block (RPR). The ANT architecture can meet the high speed, low power, and area efficiency. To design the fixed-width RPR with error compensation circuit via analyzing of probability and statistics. Using...
متن کاملDesign of a Low Power Fixed Width Replica Redundancy Block Based Multiplier
In this paper, we have a tendency to propose a reliable low-power number style by adopting recursive noise tolerant (ANT) design with the fixed-width number to make the reduced preciseness duplicate redundancy block (RPR). The planned hymenopteran design will meet the demand of high preciseness, low power consumption, and space potency. we have a tendency to style the fixed-width RPR with error...
متن کاملLow Complexity and High Accuracy Fixed Width Modified Booth Multiplier
In many high speed Digital Signal Processing (DSP) and multimedia applications, the multiplier plays a very important role because it dominates the chip power consumption and operation speed. In DSP applications, in order to avoid infinite growth of multiplication bit width, it is necessary to reduce the number of multiplication products. Cutting off n-bit Less Significant Bit (LSB) output can ...
متن کاملDesign of the Lower Error Fixed-Width Multiplier and Its Application
This brief develops a general methodology for designing a lower-error two’s-complement fixed-width multiplier that receives two -bit numbers and produces an -bit product. By properly choosing the generalized index, we derive the better error-compensation bias to reduce the truncation error and then construct a lower error fixed-width multiplier, which is area efficient for VLSI implementation. ...
متن کامل