Power Consumption Estimation in CMOS VLSI Chips
نویسنده
چکیده
Power consumption from logic circuits, interconnections, dock distribution, on chip memories, and off chip driving in CMOS VLSI is estimated. Estimation methods are demonstrated and verified. An estimate tool is created. Power consumption distribution between ~ I I ~ I T O M ~ C ~ ~ O I W , clock distribution, logic gates, memories, and off chip driving are analyzed by examples. Comparisons are done between cell library, gate array, and full custom design. Also comparisons between static and dynamic logic are given. Results show that the power consumption of all interconnections and off chip driving can be up to 20% and 65% of the total power consumption respectively. Compared to cell library design, gate array designed chips consume about 10% more power, and power reduction in full custom designed chips could be 15%.
منابع مشابه
Special Section on Selected Papers from the 9th Karuizawa Workshop Experimental Analysis of Power Estimation Models of CMOS VLSI Circuits
In this paper, we discuss on accuracy of power dissipation models for CMOS VLSI circuits. Some researchers have proposed several e cient power estimation methods for CMOS circuits [1][2][3][4]. However, we do not know how accurate they are because we have not established a method to compare the estimated results of power consumption with power consumption of actual VLSI chips. To evaluate the a...
متن کاملA Low Power VLSI Motion Estimator for Multimedia Applications
This paper describes a family of low-power motion estimation VLSI devices based on a three-step hierarchical search method which provide a 1 2 -pel motion estimation resolution of blocks of either 8 8 or 16 16 pels within a displacement span of 64 64 pels. A family of single-chip solutions tailored for MPEG and CCIR standards has been designed using a commercial 0.8 m CMOS technology, using eit...
متن کاملMaximum power estimation for CMOS circuits using deterministic and statistic approaches
| Excessive instantaneous power consumption may reduce the reliability and performance of VLSI chips. Hence, to synthesize circuits with high reliability, it is imperative to eeciently obtain a precise estimation of the maximum power dissipation. However, due to the inherent input-pattern dependence of the problem, it is impractical to conduct an exhaustive search for circuits with a large numb...
متن کاملA Modified 8-Transistor SRAM Cell Design with High Stability and Low Power Applications
SRAM occupies two-third area of VLSI chips, therefore it dominates the total power consumption. To enhance the performance of these chips, SRAM cell should meet the requirement of lesser power consumption. This paper presents a new 8T SRAM cell that is efficient in Dynamic power consumption in Write mode and Leakage power consumption when compared with referred 9T SRAM cell and standard 6T SRAM...
متن کاملH Igh P Erformance V Oltage C Ontrolled O Scillator ( Vco ) Using 65 Nm Vlsi T Echnology
CMOS" refers to both a particular style of digital circuitry design, and the family of processes used to implement that circuitry on integrated circuits (chips). CMOS circuitry in VLSI dissipates less power when static, and is denser than other implementations having the same functionality. As this advantage has grown and become more important, CMOS processes and variants for VLSI have come to ...
متن کامل