Design Techniques for Radiation-Hard Phase-Locked Loop Components in a 0.25μm SOS CMOS Process
نویسندگان
چکیده
Wickham Chen, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Tiankuan Liu, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1541. Fax: 214-768-4095. Email: [email protected] Junheng Zhang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Jingbo Ye, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-2114. Fax: 214-768-4095. Email: [email protected] Annie Chu Xiang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1472. Fax: 214-768-4095. Email: [email protected] Cheng-An Yang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1641. Fax: 214-768-4095. Email: [email protected] Ryszard Stroynowski, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-4076. Fax: 214-768-4095. Email: [email protected]
منابع مشابه
Design, Analysis and Total Ionization Dose Test of a 3GHz Voltage-Controlled-Oscillator
Voltage Control Oscillator (VCO) is one of the most sensitive components in Phase-locked loops (PLLs). This paper presents the design, analysis and total ionization dose (TID) measurement results of a 3GHz VCO designed and implemented using a commercial 0.25μm Silicon-on-Sapphire (SOS) CMOS process. First, we present the TID effects on single NMOS and PMOS transistors made in a test chip using ...
متن کاملThe Design of a High Speed Low Power Phase Locked Loop
The upgrade of the ATLAS Liquid Argon Calorimeter readout system calls for the development of radiation tolerant, high speed and low power serializer ASIC. We have designed a phase locked loop using a commercial 0.25-μm Silicon-onSapphire (SoS) CMOS technology. Post-layout simulation indicates that tuning range is 3.79 – 5.01 GHz and power consumption is 104 mW. The PLL has been submitted for f...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملTitle: Oscillators and Phase Locked Loops for Space Radiation Environments Oscillators and Phase Locked Loops for Space Radiation Environments
approved: _____________________________________________________ Un-Ku Moon Kartikeya Mayaram Circuits operating outside the earth’s atmosphere are more vulnerable to cosmic radiation and require special design consideration. The purpose of this work is to explore methods of mitigating the effect of radiation in phase locked loop (PLL) circuits. Several voltage controlled oscillators (VCOs) and ...
متن کامل